Searched refs:x3 (Results 226 - 250 of 1182) sorted by relevance

1234567891011>>

/freebsd-11-stable/cddl/contrib/opensolaris/lib/libdtrace/arm/
H A Ddt_isadep.c56 #define OP2_BPr 0x3
133 if (off & 0x3)
/freebsd-11-stable/sys/contrib/vchiq/interface/vchiq_arm/
H A Dvchiq_if.h45 #define VCHIQ_MAKE_FOURCC(x0, x1, x2, x3) \
46 (((x0) << 24) | ((x1) << 16) | ((x2) << 8) | (x3))
/freebsd-11-stable/sys/arm/at91/
H A Dat91sam9g45reg.h263 #define AT91SAM9G45_DDRSDRC_CR_NC_11 0x3
278 #define AT91SAM9G45_DDRSDRC_MDR_LPDDR1 0x3
/freebsd-11-stable/crypto/openssl/crypto/asn1/
H A Da_utf8.c133 value = ((unsigned long)(*p++ & 0x3)) << 24;
218 *str++ = (unsigned char)(((value >> 24) & 0x3) | 0xf8);
/freebsd-11-stable/sys/dev/ppbus/
H A Dppb_msq.h50 #define MS_TYP_FUN 0x3 /* function pointer */
101 #define MS_REG_EPP_A 0x3
/freebsd-11-stable/sys/mips/nlm/
H A Dmpreset.S63 ori v1, v0, 0x3 /* way0 | write_enable | write_active */
159 andi t0, 0x3
H A Dboard.h58 #define DCARD_NOT_PRSNT 0x3
/freebsd-11-stable/sys/x86/include/
H A Dmptable.h131 #define INTENTRY_FLAGS_POLARITY 0x3
134 #define INTENTRY_FLAGS_POLARITY_ACTIVELO 0x3
/freebsd-11-stable/sys/dev/usb/wlan/
H A Dif_uralreg.h119 #define RAL_ENABLE_TSF_SYNC(x) (((x) & 0x3) << 1)
171 #define RAL_AIFSN(x) (((x) & 0x3) << 6)
/freebsd-11-stable/sys/dev/smc/
H A Dif_smcreg.h108 #define RPCR_LED_LINK_FDX 0x3 /* Full-duplex link detected */
167 /* Bank 2, Offset 0x3: Allocation Result Register */
168 #define ARR 0x3
/freebsd-11-stable/contrib/ofed/libcxgb4/
H A Dt4fw_ri_api.h40 FW_RI_SEND = 0x3,
186 #define FW_RI_TPTE_STAGTYPE_M 0x3
353 #define FW_RI_RES_WR_HOSTFCMODE_M 0x3
373 #define FW_RI_RES_WR_PCIECHN_M 0x3
443 #define FW_RI_RES_WR_IQANUD_M 0x3
469 #define FW_RI_RES_WR_IQPCIECH_M 0x3
488 #define FW_RI_RES_WR_IQINTCNTTHRESH_M 0x3
509 #define FW_RI_RES_WR_IQESIZE_M 0x3
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/
H A DX86DisassemblerDecoder.h43 #define mmFromEVEX2of4(evex) ((evex) & 0x3)
46 #define ppFromEVEX3of4(evex) ((evex) & 0x3)
61 #define ppFromVEX3of3(vex) ((vex) & 0x3)
66 #define ppFromVEX2of2(vex) ((vex) & 0x3)
75 #define ppFromXOP3of3(xop) ((xop) & 0x3)
483 VEX_LOB_0F3A = 0x3
497 VEX_PREFIX_F2 = 0x3
504 TYPE_EVEX = 0x3,
/freebsd-11-stable/contrib/binutils/include/elf/
H A Dhppa.h524 #define SHN_NS_UNDEF (SHN_LOOS + 0x3)
534 #define SHT_HP_OBJDICT (SHT_LOOS + 0x3)
560 #define DT_HP_UX10_INIT (OLD_DT_LOOS + 0x3)
605 #define PT_HP_CORE_KERNEL (PT_LOOS + 0x3)
/freebsd-11-stable/sys/contrib/octeon-sdk/
H A Dcvmx-core.h162 CVMX_TLB_PAGEMASK_4K = 0x3 << 11,
/freebsd-11-stable/sys/dev/acpica/
H A Dacpi_smbus.h71 #define SMBATT_CMD_BATTERY_MODE 0x3
/freebsd-11-stable/sys/arm/ti/
H A Dti_i2c.h108 #define I2C_BUFSTAT_FIFODEPTH_MASK 0x3
/freebsd-11-stable/crypto/heimdal/lib/asn1/
H A Dasn1-template.h71 #define A1_TAG_CLASS(x) (((x) >> 22) & 0x3)
/freebsd-11-stable/sys/sys/
H A Ddisk_zone.h108 #define DISK_ZONE_SAME_TYPES_DIFFERENT 0x3 /* Types vary, length the same */
H A Dvdso.h57 #define VDSO_TH_ALGO_3 0x3
/freebsd-11-stable/sys/mips/nlm/hal/
H A Dgbu.h39 #define GBU_CS3_BASEADDR 0x3
/freebsd-11-stable/sys/dev/isci/scil/
H A Dscic_sgpio.h74 #define SGPIO_BLINK_DURATION_500 0x3
/freebsd-11-stable/crypto/openssl/crypto/x509v3/
H A Dpcy_int.h99 #define POLICY_DATA_FLAG_MAP_MASK 0x3
/freebsd-11-stable/sys/libkern/arm64/
H A Dcrc32c_armv8.S58 lsr w9, w2, #0x3
/freebsd-11-stable/sys/dev/qlxgbe/
H A Dql_hw.h338 #define Q8_MBX_CONFIG_INTR_TYPE_MSI_X (0x3 << 4)
434 #define Q8_MBX_RSS_HASH_TYPE_IPV4_TCP_IP (0x3 << 4)
437 #define Q8_MBX_RSS_HASH_TYPE_IPV6_TCP_IP (0x3 << 6)
941 #define Q8_PORT_CFG_BITS_LOOPBACK_MODE_PHY (0x3 << 1)
951 #define Q8_PORT_CFG_BITS_PAUSE_CFG_MASK (0x3 << 5)
966 #define Q8_PORT_CFG_BITS_STDPAUSE_DIR_MASK (0x3 << 20)
1018 #define Q8_GET_LINK_STAT_CFG_BITS_LINK_SPEED_1GB (0x3 << 3)
1021 #define Q8_GET_LINK_STAT_CFG_BITS_PAUSE_CFG_MASK (0x3 << 6)
1029 #define Q8_GET_LINK_STAT_CFG_BITS_LOOPBACK_PHY (0x3 << 6)
1034 #define Q8_GET_LINK_STAT_CFG_BITS_STDPAUSE_DIR_MASK (0x3 << 2
[all...]
/freebsd-11-stable/sys/arm/allwinner/clk/
H A Daw_mmcclk.c54 #define CLK_SRC_SEL (0x3 << 24)
56 #define CLK_SRC_SEL_MAX 0x3
61 #define CLK_RATIO_N (0x3 << 16)
63 #define CLK_RATIO_N_MAX 0x3

Completed in 153 milliseconds

1234567891011>>