/seL4-l4v-master/seL4/libsel4/sel4_arch_include/aarch64/sel4/sel4_arch/ |
H A D | types.h | 25 seL4_Word pc, sp, spsr, x0, x1, x2, x3, x4, x5, x6, x7, x8, x16, x17, x18, x29, x30; member in struct:seL4_UserContext_
|
/seL4-l4v-master/HOL4/examples/bootstrap/ |
H A D | automation_lemmasScript.sml | 530 val x0 = mk_var("x0",���:exp���) value [all...] |
/seL4-l4v-master/HOL4/examples/machine-code/instruction-set-models/x86_64/ |
H A D | prog_x64Lib.sml | 293 val (x0,x1) = dest_comb x1 value
|
H A D | prog_x64_extraScript.sml | 167 val x0 = ("r0",``0w:word4``,``r0:word64``) value
|
/seL4-l4v-master/HOL4/examples/machine-code/multiword/x64/ |
H A D | x64_multiwordScript.sml | 104 val x0 = ("r0",``0w:word4``,``r0:word64``); value
|
/seL4-l4v-master/HOL4/polyml/libpolyml/ |
H A D | realconv.cpp | 1797 ULong *x, *x0, x1, x2; variable
|
H A D | xwindows.cpp | 2450 PolyWord x0; /* first value */ member in class:MLPair 2479 PolyWord x0; /* first value */ member in class:MLTriple 5302 PolyWord x0; member in struct:__anon44
|
/seL4-l4v-master/HOL4/examples/l3-machine-code/m0/prog/ |
H A D | m0_progLib.sml | 558 val (x0,x1,x2) = value
|
/seL4-l4v-master/HOL4/src/integer/ |
H A D | CooperCore.sml | 1025 val x0 = genvar int_ty value [all...] |
/seL4-l4v-master/HOL4/examples/l3-machine-code/x64/model/ |
H A D | x64.sml | 1738 val x0 = XMM src value 1751 val x0 = XMM src value 1770 val x0 = XMM src value 1786 val x0 = XMM src value 1802 val x0 = XMM src value 1814 val x0 = XMM src value 1828 val x0 = XMM src value 1841 val x0 = XMM src value 1860 val x0 = XMM src value 1877 val x0 = XMM src value 1893 val x0 = XMM src2 value 1913 val x0 = XMM src2 value 1934 val x0 = xmm_reg dst value 2230 val x0 = XMM src value [all...] |
/seL4-l4v-master/HOL4/examples/l3-machine-code/mips/model/ |
H A D | mips.sml | 2020 val x0 = #Cause((!CP0) : CP0) value 2051 val x0 = #Cause((!CP0) : CP0) value 2060 val x0 = #Cause((!CP0) : CP0) value 2077 val x0 = #Status((!CP0) : CP0) value 2104 val x0 = #Cause((!CP0) : CP0) value 2182 val x0 = #Status((!CP0) : CP0) value 2190 val x0 = #Cause((!CP0) : CP0) value 2200 val x0 = #Config((!CP0) : CP0) value 4670 val x0 = #Status((!CP0) : CP0) value 4679 val x0 = #Status((!CP0) : CP0) value [all...] |
/seL4-l4v-master/HOL4/examples/l3-machine-code/riscv/model/ |
H A D | riscv.sml | 2175 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2182 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2192 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2280 val x0 = Map.lookup((!c_MCSR),BitsN.toNat id) value 2695 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2709 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2719 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2730 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2740 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2750 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2761 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2771 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2781 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2792 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2807 val x0 = Map.lookup((!c_SCSR),BitsN.toNat (!procID)) value 2816 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2831 val x0 = Map.lookup((!c_SCSR),BitsN.toNat (!procID)) value 2839 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2850 val x0 = Map.lookup((!c_SCSR),BitsN.toNat (!procID)) value 2859 val x0 = Map.lookup((!c_SCSR),BitsN.toNat (!procID)) value 2869 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 2884 val x0 = Map.lookup((!c_SCSR),BitsN.toNat (!procID)) value 2893 val x0 = Map.lookup((!c_SCSR),BitsN.toNat (!procID)) value 2902 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2913 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2922 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2934 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2953 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2970 val x0 = Map.lookup((!c_UCSR),BitsN.toNat (!procID)) value 2989 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3003 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3011 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3020 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3029 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3037 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3048 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3057 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3074 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3083 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3093 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3102 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3111 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3120 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3128 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3137 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3146 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3155 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3164 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3173 val x0 = Map.lookup((!c_HCSR),BitsN.toNat (!procID)) value 3182 val x0 = Map.lookup((!c_HCSR),BitsN.toNat (!procID)) value 3199 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3208 val x0 = Map.lookup((!c_MCSR),BitsN.toNat (!procID)) value 3628 val x0 = #mstatus(x : MachineCSR) value 3646 val x0 = #scause(x : SupervisorCSR) value 3653 val x0 = #scause(x : SupervisorCSR) value 3677 val x0 = #mcause(x : MachineCSR) value 3684 val x0 = #mcause(x : MachineCSR) value 3758 val x0 = #mstatus(x : MachineCSR) value 3765 val x0 = #mstatus(x : MachineCSR) value 3781 val x0 = #mstatus(x : MachineCSR) value 3788 val x0 = #mstatus(x : MachineCSR) value 4320 val x0 = #pte((!ent) : TLBEntry) value 7966 val x0 = #mstatus(x : MachineCSR) value 14478 val x0 = #mip(x : MachineCSR) value 14490 val x0 = #mip(x : MachineCSR) value 14583 val x0 = #mcpuid(x : MachineCSR) value 14590 val x0 = #mcpuid(x : MachineCSR) value 14596 val x0 = #mcpuid(x : MachineCSR) value 14602 val x0 = #mcpuid(x : MachineCSR) value 14608 val x0 = #mcpuid(x : MachineCSR) value 14614 val x0 = #mimpid(x : MachineCSR) value 14622 val x0 = #mimpid(x : MachineCSR) value 14632 val x0 = #mstatus(x : MachineCSR) value 14639 val x0 = #mstatus(x : MachineCSR) value 14647 val x0 = #mstatus(x : MachineCSR) value 14653 val x0 = #mstatus(x : MachineCSR) value 14661 val x0 = #mstatus(x : MachineCSR) value 14668 val x0 = #mstatus(x : MachineCSR) value [all...] |
/seL4-l4v-master/HOL4/examples/l3-machine-code/arm/model/ |
H A D | arm.sml | 3164 val x0 = #SCR((!CP15) : CP15) value 3210 val x0 = #SCR((!CP15) : CP15) value 3259 val x0 = #SCR((!CP15) : CP15) value 3292 val x0 = #SCR((!CP15) : CP15) value 3340 val x0 = #SCR((!CP15) : CP15) value 3357 val x0 = #SCR((!CP15) : CP15) value 3402 val x0 = #SCR((!CP15) : CP15) value 3419 val x0 = #SCR((!CP15) : CP15) value 3462 val x0 = #SCR((!CP15) : CP15) value 3485 val x0 = #SCR((!CP15) : CP15) value 3552 val x0 = #SCR((!CP15) : CP15) value 3575 val x0 = #SCR((!CP15) : CP15) value 3686 val x0 = #HSR((!CP15) : CP15) value 6542 val x0 = #FPSCR((!FP) : FP) value 6557 val x0 = #FPSCR((!FP) : FP) value 6571 val x0 = #FPSCR((!FP) : FP) value 19456 val x0 = x value [all...] |