| /freebsd-11.0-release/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64ExpandPseudoInsts.cpp | 61 static void transferImpOps(MachineInstr &OldMI, MachineInstrBuilder &UseMI, argument
|
| /freebsd-11.0-release/contrib/llvm/lib/Target/Mips/ |
| H A D | Mips16RegisterInfo.cpp | 60 saveScavengerRegister(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &UseMI, const TargetRegisterClass *RC, unsigned Reg) const argument
|
| /freebsd-11.0-release/contrib/llvm/lib/CodeGen/ |
| H A D | LiveRangeEdit.cpp | 166 MachineInstr *DefMI = nullptr, *UseMI = nullptr; local
203 << " into single use: " << *UseMI); local
[all...] |
| H A D | RegisterScavenging.cpp | 389 MachineBasicBlock::iterator UseMI; local
291 findSurvivorReg(MachineBasicBlock::iterator StartMI, BitVector &Candidates, unsigned InstrLimit, MachineBasicBlock::iterator &UseMI) argument
|
| H A D | TargetSchedule.cpp | 154 computeOperandLatency( const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *UseMI, unsigned UseOperIdx) const argument
|
| H A D | MachineRegisterInfo.cpp | 439 MachineInstr *UseMI = &*I; local
|
| H A D | MachineSSAUpdater.cpp | 223 MachineInstr *UseMI = U.getParent(); local
|
| H A D | RegAllocFast.cpp | 601 const MachineInstr &UseMI = *MRI->use_instr_nodbg_begin(VirtReg); local
|
| H A D | TailDuplication.cpp | 271 MachineInstr *UseMI = UseMO.getParent(); local
|
| H A D | LiveIntervalAnalysis.cpp | 439 MachineInstr *UseMI = &*(I++); local
539 MachineInstr *UseMI = MO.getParent(); local
|
| H A D | PeepholeOptimizer.cpp | 455 MachineInstr *UseMI = UseMO.getParent(); local
528 MachineInstr *UseMI = UseMO->getParent(); local
[all...] |
| H A D | TargetInstrInfo.cpp | 1072 getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const argument
1109 computeOperandLatency(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const argument
|
| H A D | RegisterCoalescer.cpp | 693 MachineInstr *UseMI = MO.getParent(); local
742 MachineInstr *UseMI = UseMO.getParent(); local
774 DEBUG(dbgs() << "\\t\\tnoop: " << DefIdx << '\\t' << *UseMI); local
1069 MachineInstr *UseMI = UseMO.getParent(); local
1172 MachineInstr *UseMI = &*(I++); local
[all...] |
| /freebsd-11.0-release/contrib/llvm/lib/Target/AMDGPU/ |
| H A D | SIFoldOperands.cpp | 55 MachineInstr *UseMI; member in struct:__anon2753::FoldCandidate
199 static void foldOperand(MachineOperand &OpToFold, MachineInstr *UseMI, argument
362 MachineInstr *UseMI = Use->getParent(); local
[all...] |
| H A D | SIInstrInfo.cpp | 1047 bool SIInstrInfo::FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI, argument
[all...] |
| /freebsd-11.0-release/contrib/llvm/lib/Target/PowerPC/ |
| H A D | PPCVSXFMAMutate.cpp | 266 MachineInstr *UseMI = UseMO.getParent(); local
|
| H A D | PPCInstrInfo.cpp | 1211 bool PPCInstrInfo::FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI, argument
140 getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const argument
1593 MachineInstr *UseMI = &*I; local
1727 MachineInstr *UseMI = &*I; local
[all...] |
| /freebsd-11.0-release/contrib/llvm/lib/Target/ARM/ |
| H A D | MLxExpansionPass.cpp | 124 MachineInstr *UseMI = &*MRI->use_instr_nodbg_begin(Reg); local
|
| H A D | ARMExpandPseudoInsts.cpp | 76 TransferImpOps(MachineInstr &OldMI, MachineInstrBuilder &UseMI, MachineInstrBuilder &DefMI) argument
|
| H A D | ARMBaseInstrInfo.cpp | 2636 bool ARMBaseInstrInfo::FoldImmediate(MachineInstr *UseMI, argument
3643 getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const argument
4036 hasHighOperandLatency(const TargetSchedModel &SchedModel, const MachineRegisterInfo *MRI, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const argument
[all...] |
| /freebsd-11.0-release/contrib/llvm/include/llvm/Target/ |
| H A D | TargetInstrInfo.h | 1132 virtual bool FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI, argument
1204 hasHighOperandLatency(const TargetSchedModel &SchedModel, const MachineRegisterInfo *MRI, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const argument
|
| /freebsd-11.0-release/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGISel.cpp | 565 MachineInstr *UseMI = &*(UI++); local
|
| /freebsd-11.0-release/contrib/llvm/lib/Target/Hexagon/ |
| H A D | HexagonHardwareLoops.cpp | 1028 MachineInstr *UseMI = Use.getParent(); local
1062 MachineInstr *UseMI = I->getParent(); local
|
| /freebsd-11.0-release/contrib/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.cpp | 6964 hasHighOperandLatency(const TargetSchedModel &SchedModel, const MachineRegisterInfo *MRI, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const argument
|