Searched defs:OrigRegs (Results 1 - 7 of 7) sorted by relevance
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCTLSDynamicCall.cpp | 83 const Register OrigRegs[] = {OutReg, InReg, GPR3}; local
|
/freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | CallLowering.h | 51 SmallVector<Register, 2> OrigRegs; member in struct:llvm::CallLowering::ArgInfo
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | GCNNSAReassign.cpp | 276 SmallVector<unsigned, 16> OrigRegs; local
|
H A D | AMDGPUCallLowering.cpp | 578 packSplitRegsToOrigType(MachineIRBuilder &B, ArrayRef<Register> OrigRegs, ArrayRef<Register> Regs, LLT LLTy, LLT PartLLT) argument [all...] |
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/ |
H A D | AMDGPUPALMetadata.cpp | 621 auto OrigRegs = RegsObj.getMap(); local 682 auto OrigRegs = RegsObj; local
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | TwoAddressInstructionPass.cpp | 1273 SmallVector<Register, 4> OrigRegs; local 1658 SmallVector<Register, 4> OrigRegs; local
|
H A D | LiveIntervals.cpp | 1629 repairIntervalsInRange(MachineBasicBlock *MBB, MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, ArrayRef<Register> OrigRegs) argument
|
Completed in 188 milliseconds