Searched defs:Incr (Results 1 - 10 of 10) sorted by relevance

/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCOptAddrMode.cpp221 int64_t Incr; local
342 canFixPastUses(const ArrayRef<MachineInstr *> &Uses, MachineOperand &Incr, unsigned BaseReg) argument
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsExpandPseudo.cpp412 Register Incr = I->getOperand(2).getReg(); local
634 Register Incr = I->getOperand(2).getReg(); local
[all...]
H A DMipsISelLowering.cpp1551 Register Incr = MI.getOperand(2).getReg(); local
1662 Register Incr = MI.getOperand(2).getReg(); local
/freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/
H A DDwarfUnit.cpp521 int Incr = (LittleEndian ? 1 : -1); local
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonVLIWPacketizer.cpp530 int Incr; local
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DSLPVectorizer.cpp1833 int incrementUnscheduledDeps(int Incr) { argument
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.cpp2461 int SubReg = 0, End = NumRegs, Incr = 1; local
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2846 emitMaskedAtomicRMWIntrinsic( IRBuilder< &Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, Value *Mask, Value *ShiftAmt, AtomicOrdering Ord) const argument
/freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h1730 emitMaskedAtomicRMWIntrinsic(IRBuilder< &Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, Value *Mask, Value *ShiftAmt, AtomicOrdering Ord) const argument
/freebsd-12-stable/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DLoopStrengthReduce.cpp2143 BinaryOperator *Incr = local
[all...]

Completed in 369 milliseconds