#
54e1aa23 |
|
29-Dec-2023 |
Mathieu Othacehe <m.othacehe@gmail.com> |
Add imx93-var-som support Add support for the Variscite VAR-SOM-IMX93 evaluation kit. The SoM consists of an NXP iMX93 dual A55 CPU. The SoM is mounted on a Variscite Symphony SBC. Signed-off-by: Mathieu Othacehe <m.othacehe@gmail.com> |
#
5d09fcf2 |
|
27-Apr-2023 |
Peng Fan <peng.fan@nxp.com> |
imx9: simplify clk settings Simplify the clk root settings with an array Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
feaf8e0c |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: imx93_evk: Set ARM clock to 1.7Ghz Set ARM clock to OD frequency 1.7Ghz, since we have set PMIC VDD_SOC to Overdrive voltage 0.9V Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
e631185a |
|
26-Jul-2022 |
Ye Li <ye.li@nxp.com> |
imx: imx9: clock: Add DDR clock support Implement the DDR driver clock interfaces for set DDR rate and bypass DDR PLL Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
f79c1626 |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: imx9: Add CCM and clock API support Add clock API to support CCM root clock and LPCG setting Set the CCM AUTHEN register to allow non-secure world to set root clock and lpcg. Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
881df6ed |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: add basic i.MX9 support Add i.MX9 Kconfig and basic files for the new SoC Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
5d09fcf2 |
|
27-Apr-2023 |
Peng Fan <peng.fan@nxp.com> |
imx9: simplify clk settings Simplify the clk root settings with an array Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
feaf8e0c |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: imx93_evk: Set ARM clock to 1.7Ghz Set ARM clock to OD frequency 1.7Ghz, since we have set PMIC VDD_SOC to Overdrive voltage 0.9V Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
e631185a |
|
26-Jul-2022 |
Ye Li <ye.li@nxp.com> |
imx: imx9: clock: Add DDR clock support Implement the DDR driver clock interfaces for set DDR rate and bypass DDR PLL Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
f79c1626 |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: imx9: Add CCM and clock API support Add clock API to support CCM root clock and LPCG setting Set the CCM AUTHEN register to allow non-secure world to set root clock and lpcg. Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
881df6ed |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: add basic i.MX9 support Add i.MX9 Kconfig and basic files for the new SoC Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
feaf8e0c |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: imx93_evk: Set ARM clock to 1.7Ghz Set ARM clock to OD frequency 1.7Ghz, since we have set PMIC VDD_SOC to Overdrive voltage 0.9V Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
e631185a |
|
26-Jul-2022 |
Ye Li <ye.li@nxp.com> |
imx: imx9: clock: Add DDR clock support Implement the DDR driver clock interfaces for set DDR rate and bypass DDR PLL Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
f79c1626 |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: imx9: Add CCM and clock API support Add clock API to support CCM root clock and LPCG setting Set the CCM AUTHEN register to allow non-secure world to set root clock and lpcg. Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> |
#
881df6ed |
|
26-Jul-2022 |
Peng Fan <peng.fan@nxp.com> |
imx: add basic i.MX9 support Add i.MX9 Kconfig and basic files for the new SoC Signed-off-by: Peng Fan <peng.fan@nxp.com> |