1/* 2 * pdc_adma.c - Pacific Digital Corporation ADMA 3 * 4 * Maintained by: Mark Lord <mlord@pobox.com> 5 * 6 * Copyright 2005 Mark Lord 7 * 8 * This program is free software; you can redistribute it and/or modify 9 * it under the terms of the GNU General Public License as published by 10 * the Free Software Foundation; either version 2, or (at your option) 11 * any later version. 12 * 13 * This program is distributed in the hope that it will be useful, 14 * but WITHOUT ANY WARRANTY; without even the implied warranty of 15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 16 * GNU General Public License for more details. 17 * 18 * You should have received a copy of the GNU General Public License 19 * along with this program; see the file COPYING. If not, write to 20 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. 21 * 22 * 23 * libata documentation is available via 'make {ps|pdf}docs', 24 * as Documentation/DocBook/libata.* 25 * 26 * 27 * Supports ATA disks in single-packet ADMA mode. 28 * Uses PIO for everything else. 29 * 30 * TODO: Use ADMA transfers for ATAPI devices, when possible. 31 * This requires careful attention to a number of quirks of the chip. 32 * 33 */ 34 35#include <linux/kernel.h> 36#include <linux/module.h> 37#include <linux/pci.h> 38#include <linux/init.h> 39#include <linux/blkdev.h> 40#include <linux/delay.h> 41#include <linux/interrupt.h> 42#include <linux/device.h> 43#include <scsi/scsi_host.h> 44#include <linux/libata.h> 45 46#define DRV_NAME "pdc_adma" 47#define DRV_VERSION "0.06" 48 49/* macro to calculate base address for ATA regs */ 50#define ADMA_ATA_REGS(base,port_no) ((base) + ((port_no) * 0x40)) 51 52/* macro to calculate base address for ADMA regs */ 53#define ADMA_REGS(base,port_no) ((base) + 0x80 + ((port_no) * 0x20)) 54 55/* macro to obtain addresses from ata_port */ 56#define ADMA_PORT_REGS(ap) \ 57 ADMA_REGS((ap)->host->iomap[ADMA_MMIO_BAR], ap->port_no) 58 59enum { 60 ADMA_MMIO_BAR = 4, 61 62 ADMA_PORTS = 2, 63 ADMA_CPB_BYTES = 40, 64 ADMA_PRD_BYTES = LIBATA_MAX_PRD * 16, 65 ADMA_PKT_BYTES = ADMA_CPB_BYTES + ADMA_PRD_BYTES, 66 67 ADMA_DMA_BOUNDARY = 0xffffffff, 68 69 /* global register offsets */ 70 ADMA_MODE_LOCK = 0x00c7, 71 72 /* per-channel register offsets */ 73 ADMA_CONTROL = 0x0000, /* ADMA control */ 74 ADMA_STATUS = 0x0002, /* ADMA status */ 75 ADMA_CPB_COUNT = 0x0004, /* CPB count */ 76 ADMA_CPB_CURRENT = 0x000c, /* current CPB address */ 77 ADMA_CPB_NEXT = 0x000c, /* next CPB address */ 78 ADMA_CPB_LOOKUP = 0x0010, /* CPB lookup table */ 79 ADMA_FIFO_IN = 0x0014, /* input FIFO threshold */ 80 ADMA_FIFO_OUT = 0x0016, /* output FIFO threshold */ 81 82 /* ADMA_CONTROL register bits */ 83 aNIEN = (1 << 8), /* irq mask: 1==masked */ 84 aGO = (1 << 7), /* packet trigger ("Go!") */ 85 aRSTADM = (1 << 5), /* ADMA logic reset */ 86 aPIOMD4 = 0x0003, /* PIO mode 4 */ 87 88 /* ADMA_STATUS register bits */ 89 aPSD = (1 << 6), 90 aUIRQ = (1 << 4), 91 aPERR = (1 << 0), 92 93 /* CPB bits */ 94 cDONE = (1 << 0), 95 cVLD = (1 << 0), 96 cDAT = (1 << 2), 97 cIEN = (1 << 3), 98 99 /* PRD bits */ 100 pORD = (1 << 4), 101 pDIRO = (1 << 5), 102 pEND = (1 << 7), 103 104 /* ATA register flags */ 105 rIGN = (1 << 5), 106 rEND = (1 << 7), 107 108 /* ATA register addresses */ 109 ADMA_REGS_CONTROL = 0x0e, 110 ADMA_REGS_SECTOR_COUNT = 0x12, 111 ADMA_REGS_LBA_LOW = 0x13, 112 ADMA_REGS_LBA_MID = 0x14, 113 ADMA_REGS_LBA_HIGH = 0x15, 114 ADMA_REGS_DEVICE = 0x16, 115 ADMA_REGS_COMMAND = 0x17, 116 117 /* PCI device IDs */ 118 board_1841_idx = 0, /* ADMA 2-port controller */ 119}; 120 121typedef enum { adma_state_idle, adma_state_pkt, adma_state_mmio } adma_state_t; 122 123struct adma_port_priv { 124 u8 *pkt; 125 dma_addr_t pkt_dma; 126 adma_state_t state; 127}; 128 129static int adma_ata_init_one (struct pci_dev *pdev, 130 const struct pci_device_id *ent); 131static int adma_port_start(struct ata_port *ap); 132static void adma_host_stop(struct ata_host *host); 133static void adma_port_stop(struct ata_port *ap); 134static void adma_phy_reset(struct ata_port *ap); 135static void adma_qc_prep(struct ata_queued_cmd *qc); 136static unsigned int adma_qc_issue(struct ata_queued_cmd *qc); 137static int adma_check_atapi_dma(struct ata_queued_cmd *qc); 138static void adma_bmdma_stop(struct ata_queued_cmd *qc); 139static u8 adma_bmdma_status(struct ata_port *ap); 140static void adma_irq_clear(struct ata_port *ap); 141static void adma_eng_timeout(struct ata_port *ap); 142 143static struct scsi_host_template adma_ata_sht = { 144 .module = THIS_MODULE, 145 .name = DRV_NAME, 146 .ioctl = ata_scsi_ioctl, 147 .queuecommand = ata_scsi_queuecmd, 148 .can_queue = ATA_DEF_QUEUE, 149 .this_id = ATA_SHT_THIS_ID, 150 .sg_tablesize = LIBATA_MAX_PRD, 151 .cmd_per_lun = ATA_SHT_CMD_PER_LUN, 152 .emulated = ATA_SHT_EMULATED, 153 .use_clustering = ENABLE_CLUSTERING, 154 .proc_name = DRV_NAME, 155 .dma_boundary = ADMA_DMA_BOUNDARY, 156 .slave_configure = ata_scsi_slave_config, 157 .slave_destroy = ata_scsi_slave_destroy, 158 .bios_param = ata_std_bios_param, 159}; 160 161static const struct ata_port_operations adma_ata_ops = { 162 .port_disable = ata_port_disable, 163 .tf_load = ata_tf_load, 164 .tf_read = ata_tf_read, 165 .check_status = ata_check_status, 166 .check_atapi_dma = adma_check_atapi_dma, 167 .exec_command = ata_exec_command, 168 .dev_select = ata_std_dev_select, 169 .phy_reset = adma_phy_reset, 170 .qc_prep = adma_qc_prep, 171 .qc_issue = adma_qc_issue, 172 .eng_timeout = adma_eng_timeout, 173 .data_xfer = ata_data_xfer, 174 .irq_clear = adma_irq_clear, 175 .irq_on = ata_irq_on, 176 .irq_ack = ata_irq_ack, 177 .port_start = adma_port_start, 178 .port_stop = adma_port_stop, 179 .host_stop = adma_host_stop, 180 .bmdma_stop = adma_bmdma_stop, 181 .bmdma_status = adma_bmdma_status, 182}; 183 184static struct ata_port_info adma_port_info[] = { 185 /* board_1841_idx */ 186 { 187 .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_SRST | 188 ATA_FLAG_NO_LEGACY | ATA_FLAG_MMIO | 189 ATA_FLAG_PIO_POLLING, 190 .pio_mask = 0x10, /* pio4 */ 191 .udma_mask = 0x1f, /* udma0-4 */ 192 .port_ops = &adma_ata_ops, 193 }, 194}; 195 196static const struct pci_device_id adma_ata_pci_tbl[] = { 197 { PCI_VDEVICE(PDC, 0x1841), board_1841_idx }, 198 199 { } /* terminate list */ 200}; 201 202static struct pci_driver adma_ata_pci_driver = { 203 .name = DRV_NAME, 204 .id_table = adma_ata_pci_tbl, 205 .probe = adma_ata_init_one, 206 .remove = ata_pci_remove_one, 207}; 208 209static int adma_check_atapi_dma(struct ata_queued_cmd *qc) 210{ 211 return 1; /* ATAPI DMA not yet supported */ 212} 213 214static void adma_bmdma_stop(struct ata_queued_cmd *qc) 215{ 216 /* nothing */ 217} 218 219static u8 adma_bmdma_status(struct ata_port *ap) 220{ 221 return 0; 222} 223 224static void adma_irq_clear(struct ata_port *ap) 225{ 226 /* nothing */ 227} 228 229static void adma_reset_engine(struct ata_port *ap) 230{ 231 void __iomem *chan = ADMA_PORT_REGS(ap); 232 233 /* reset ADMA to idle state */ 234 writew(aPIOMD4 | aNIEN | aRSTADM, chan + ADMA_CONTROL); 235 udelay(2); 236 writew(aPIOMD4, chan + ADMA_CONTROL); 237 udelay(2); 238} 239 240static void adma_reinit_engine(struct ata_port *ap) 241{ 242 struct adma_port_priv *pp = ap->private_data; 243 void __iomem *chan = ADMA_PORT_REGS(ap); 244 245 /* mask/clear ATA interrupts */ 246 writeb(ATA_NIEN, ap->ioaddr.ctl_addr); 247 ata_check_status(ap); 248 249 /* reset the ADMA engine */ 250 adma_reset_engine(ap); 251 252 /* set in-FIFO threshold to 0x100 */ 253 writew(0x100, chan + ADMA_FIFO_IN); 254 255 /* set CPB pointer */ 256 writel((u32)pp->pkt_dma, chan + ADMA_CPB_NEXT); 257 258 /* set out-FIFO threshold to 0x100 */ 259 writew(0x100, chan + ADMA_FIFO_OUT); 260 261 /* set CPB count */ 262 writew(1, chan + ADMA_CPB_COUNT); 263 264 /* read/discard ADMA status */ 265 readb(chan + ADMA_STATUS); 266} 267 268static inline void adma_enter_reg_mode(struct ata_port *ap) 269{ 270 void __iomem *chan = ADMA_PORT_REGS(ap); 271 272 writew(aPIOMD4, chan + ADMA_CONTROL); 273 readb(chan + ADMA_STATUS); /* flush */ 274} 275 276static void adma_phy_reset(struct ata_port *ap) 277{ 278 struct adma_port_priv *pp = ap->private_data; 279 280 pp->state = adma_state_idle; 281 adma_reinit_engine(ap); 282 ata_port_probe(ap); 283 ata_bus_reset(ap); 284} 285 286static void adma_eng_timeout(struct ata_port *ap) 287{ 288 struct adma_port_priv *pp = ap->private_data; 289 290 if (pp->state != adma_state_idle) /* healthy paranoia */ 291 pp->state = adma_state_mmio; 292 adma_reinit_engine(ap); 293 ata_eng_timeout(ap); 294} 295 296static int adma_fill_sg(struct ata_queued_cmd *qc) 297{ 298 struct scatterlist *sg; 299 struct ata_port *ap = qc->ap; 300 struct adma_port_priv *pp = ap->private_data; 301 u8 *buf = pp->pkt; 302 int i = (2 + buf[3]) * 8; 303 u8 pFLAGS = pORD | ((qc->tf.flags & ATA_TFLAG_WRITE) ? pDIRO : 0); 304 305 ata_for_each_sg(sg, qc) { 306 u32 addr; 307 u32 len; 308 309 addr = (u32)sg_dma_address(sg); 310 *(__le32 *)(buf + i) = cpu_to_le32(addr); 311 i += 4; 312 313 len = sg_dma_len(sg) >> 3; 314 *(__le32 *)(buf + i) = cpu_to_le32(len); 315 i += 4; 316 317 if (ata_sg_is_last(sg, qc)) 318 pFLAGS |= pEND; 319 buf[i++] = pFLAGS; 320 buf[i++] = qc->dev->dma_mode & 0xf; 321 buf[i++] = 0; /* pPKLW */ 322 buf[i++] = 0; /* reserved */ 323 324 *(__le32 *)(buf + i) 325 = (pFLAGS & pEND) ? 0 : cpu_to_le32(pp->pkt_dma + i + 4); 326 i += 4; 327 328 VPRINTK("PRD[%u] = (0x%lX, 0x%X)\n", i/4, 329 (unsigned long)addr, len); 330 } 331 return i; 332} 333 334static void adma_qc_prep(struct ata_queued_cmd *qc) 335{ 336 struct adma_port_priv *pp = qc->ap->private_data; 337 u8 *buf = pp->pkt; 338 u32 pkt_dma = (u32)pp->pkt_dma; 339 int i = 0; 340 341 VPRINTK("ENTER\n"); 342 343 adma_enter_reg_mode(qc->ap); 344 if (qc->tf.protocol != ATA_PROT_DMA) { 345 ata_qc_prep(qc); 346 return; 347 } 348 349 buf[i++] = 0; /* Response flags */ 350 buf[i++] = 0; /* reserved */ 351 buf[i++] = cVLD | cDAT | cIEN; 352 i++; /* cLEN, gets filled in below */ 353 354 *(__le32 *)(buf+i) = cpu_to_le32(pkt_dma); /* cNCPB */ 355 i += 4; /* cNCPB */ 356 i += 4; /* cPRD, gets filled in below */ 357 358 buf[i++] = 0; /* reserved */ 359 buf[i++] = 0; /* reserved */ 360 buf[i++] = 0; /* reserved */ 361 buf[i++] = 0; /* reserved */ 362 363 /* ATA registers; must be a multiple of 4 */ 364 buf[i++] = qc->tf.device; 365 buf[i++] = ADMA_REGS_DEVICE; 366 if ((qc->tf.flags & ATA_TFLAG_LBA48)) { 367 buf[i++] = qc->tf.hob_nsect; 368 buf[i++] = ADMA_REGS_SECTOR_COUNT; 369 buf[i++] = qc->tf.hob_lbal; 370 buf[i++] = ADMA_REGS_LBA_LOW; 371 buf[i++] = qc->tf.hob_lbam; 372 buf[i++] = ADMA_REGS_LBA_MID; 373 buf[i++] = qc->tf.hob_lbah; 374 buf[i++] = ADMA_REGS_LBA_HIGH; 375 } 376 buf[i++] = qc->tf.nsect; 377 buf[i++] = ADMA_REGS_SECTOR_COUNT; 378 buf[i++] = qc->tf.lbal; 379 buf[i++] = ADMA_REGS_LBA_LOW; 380 buf[i++] = qc->tf.lbam; 381 buf[i++] = ADMA_REGS_LBA_MID; 382 buf[i++] = qc->tf.lbah; 383 buf[i++] = ADMA_REGS_LBA_HIGH; 384 buf[i++] = 0; 385 buf[i++] = ADMA_REGS_CONTROL; 386 buf[i++] = rIGN; 387 buf[i++] = 0; 388 buf[i++] = qc->tf.command; 389 buf[i++] = ADMA_REGS_COMMAND | rEND; 390 391 buf[3] = (i >> 3) - 2; /* cLEN */ 392 *(__le32 *)(buf+8) = cpu_to_le32(pkt_dma + i); /* cPRD */ 393 394 i = adma_fill_sg(qc); 395 wmb(); /* flush PRDs and pkt to memory */ 396} 397 398static inline void adma_packet_start(struct ata_queued_cmd *qc) 399{ 400 struct ata_port *ap = qc->ap; 401 void __iomem *chan = ADMA_PORT_REGS(ap); 402 403 VPRINTK("ENTER, ap %p\n", ap); 404 405 /* fire up the ADMA engine */ 406 writew(aPIOMD4 | aGO, chan + ADMA_CONTROL); 407} 408 409static unsigned int adma_qc_issue(struct ata_queued_cmd *qc) 410{ 411 struct adma_port_priv *pp = qc->ap->private_data; 412 413 switch (qc->tf.protocol) { 414 case ATA_PROT_DMA: 415 pp->state = adma_state_pkt; 416 adma_packet_start(qc); 417 return 0; 418 419 case ATA_PROT_ATAPI_DMA: 420 BUG(); 421 break; 422 423 default: 424 break; 425 } 426 427 pp->state = adma_state_mmio; 428 return ata_qc_issue_prot(qc); 429} 430 431static inline unsigned int adma_intr_pkt(struct ata_host *host) 432{ 433 unsigned int handled = 0, port_no; 434 435 for (port_no = 0; port_no < host->n_ports; ++port_no) { 436 struct ata_port *ap = host->ports[port_no]; 437 struct adma_port_priv *pp; 438 struct ata_queued_cmd *qc; 439 void __iomem *chan = ADMA_PORT_REGS(ap); 440 u8 status = readb(chan + ADMA_STATUS); 441 442 if (status == 0) 443 continue; 444 handled = 1; 445 adma_enter_reg_mode(ap); 446 if (ap->flags & ATA_FLAG_DISABLED) 447 continue; 448 pp = ap->private_data; 449 if (!pp || pp->state != adma_state_pkt) 450 continue; 451 qc = ata_qc_from_tag(ap, ap->active_tag); 452 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) { 453 if ((status & (aPERR | aPSD | aUIRQ))) 454 qc->err_mask |= AC_ERR_OTHER; 455 else if (pp->pkt[0] != cDONE) 456 qc->err_mask |= AC_ERR_OTHER; 457 458 ata_qc_complete(qc); 459 } 460 } 461 return handled; 462} 463 464static inline unsigned int adma_intr_mmio(struct ata_host *host) 465{ 466 unsigned int handled = 0, port_no; 467 468 for (port_no = 0; port_no < host->n_ports; ++port_no) { 469 struct ata_port *ap; 470 ap = host->ports[port_no]; 471 if (ap && (!(ap->flags & ATA_FLAG_DISABLED))) { 472 struct ata_queued_cmd *qc; 473 struct adma_port_priv *pp = ap->private_data; 474 if (!pp || pp->state != adma_state_mmio) 475 continue; 476 qc = ata_qc_from_tag(ap, ap->active_tag); 477 if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) { 478 479 /* check main status, clearing INTRQ */ 480 u8 status = ata_check_status(ap); 481 if ((status & ATA_BUSY)) 482 continue; 483 DPRINTK("ata%u: protocol %d (dev_stat 0x%X)\n", 484 ap->print_id, qc->tf.protocol, status); 485 486 /* complete taskfile transaction */ 487 pp->state = adma_state_idle; 488 qc->err_mask |= ac_err_mask(status); 489 ata_qc_complete(qc); 490 handled = 1; 491 } 492 } 493 } 494 return handled; 495} 496 497static irqreturn_t adma_intr(int irq, void *dev_instance) 498{ 499 struct ata_host *host = dev_instance; 500 unsigned int handled = 0; 501 502 VPRINTK("ENTER\n"); 503 504 spin_lock(&host->lock); 505 handled = adma_intr_pkt(host) | adma_intr_mmio(host); 506 spin_unlock(&host->lock); 507 508 VPRINTK("EXIT\n"); 509 510 return IRQ_RETVAL(handled); 511} 512 513static void adma_ata_setup_port(struct ata_ioports *port, void __iomem *base) 514{ 515 port->cmd_addr = 516 port->data_addr = base + 0x000; 517 port->error_addr = 518 port->feature_addr = base + 0x004; 519 port->nsect_addr = base + 0x008; 520 port->lbal_addr = base + 0x00c; 521 port->lbam_addr = base + 0x010; 522 port->lbah_addr = base + 0x014; 523 port->device_addr = base + 0x018; 524 port->status_addr = 525 port->command_addr = base + 0x01c; 526 port->altstatus_addr = 527 port->ctl_addr = base + 0x038; 528} 529 530static int adma_port_start(struct ata_port *ap) 531{ 532 struct device *dev = ap->host->dev; 533 struct adma_port_priv *pp; 534 int rc; 535 536 rc = ata_port_start(ap); 537 if (rc) 538 return rc; 539 adma_enter_reg_mode(ap); 540 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL); 541 if (!pp) 542 return -ENOMEM; 543 pp->pkt = dmam_alloc_coherent(dev, ADMA_PKT_BYTES, &pp->pkt_dma, 544 GFP_KERNEL); 545 if (!pp->pkt) 546 return -ENOMEM; 547 /* paranoia? */ 548 if ((pp->pkt_dma & 7) != 0) { 549 printk("bad alignment for pp->pkt_dma: %08x\n", 550 (u32)pp->pkt_dma); 551 return -ENOMEM; 552 } 553 memset(pp->pkt, 0, ADMA_PKT_BYTES); 554 ap->private_data = pp; 555 adma_reinit_engine(ap); 556 return 0; 557} 558 559static void adma_port_stop(struct ata_port *ap) 560{ 561 adma_reset_engine(ap); 562} 563 564static void adma_host_stop(struct ata_host *host) 565{ 566 unsigned int port_no; 567 568 for (port_no = 0; port_no < ADMA_PORTS; ++port_no) 569 adma_reset_engine(host->ports[port_no]); 570} 571 572static void adma_host_init(struct ata_host *host, unsigned int chip_id) 573{ 574 unsigned int port_no; 575 576 /* enable/lock aGO operation */ 577 writeb(7, host->iomap[ADMA_MMIO_BAR] + ADMA_MODE_LOCK); 578 579 /* reset the ADMA logic */ 580 for (port_no = 0; port_no < ADMA_PORTS; ++port_no) 581 adma_reset_engine(host->ports[port_no]); 582} 583 584static int adma_set_dma_masks(struct pci_dev *pdev, void __iomem *mmio_base) 585{ 586 int rc; 587 588 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK); 589 if (rc) { 590 dev_printk(KERN_ERR, &pdev->dev, 591 "32-bit DMA enable failed\n"); 592 return rc; 593 } 594 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK); 595 if (rc) { 596 dev_printk(KERN_ERR, &pdev->dev, 597 "32-bit consistent DMA enable failed\n"); 598 return rc; 599 } 600 return 0; 601} 602 603static int adma_ata_init_one(struct pci_dev *pdev, 604 const struct pci_device_id *ent) 605{ 606 static int printed_version; 607 unsigned int board_idx = (unsigned int) ent->driver_data; 608 const struct ata_port_info *ppi[] = { &adma_port_info[board_idx], NULL }; 609 struct ata_host *host; 610 void __iomem *mmio_base; 611 int rc, port_no; 612 613 if (!printed_version++) 614 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n"); 615 616 /* alloc host */ 617 host = ata_host_alloc_pinfo(&pdev->dev, ppi, ADMA_PORTS); 618 if (!host) 619 return -ENOMEM; 620 621 /* acquire resources and fill host */ 622 rc = pcim_enable_device(pdev); 623 if (rc) 624 return rc; 625 626 if ((pci_resource_flags(pdev, 4) & IORESOURCE_MEM) == 0) 627 return -ENODEV; 628 629 rc = pcim_iomap_regions(pdev, 1 << ADMA_MMIO_BAR, DRV_NAME); 630 if (rc) 631 return rc; 632 host->iomap = pcim_iomap_table(pdev); 633 mmio_base = host->iomap[ADMA_MMIO_BAR]; 634 635 rc = adma_set_dma_masks(pdev, mmio_base); 636 if (rc) 637 return rc; 638 639 for (port_no = 0; port_no < ADMA_PORTS; ++port_no) 640 adma_ata_setup_port(&host->ports[port_no]->ioaddr, 641 ADMA_ATA_REGS(mmio_base, port_no)); 642 643 /* initialize adapter */ 644 adma_host_init(host, board_idx); 645 646 pci_set_master(pdev); 647 return ata_host_activate(host, pdev->irq, adma_intr, IRQF_SHARED, 648 &adma_ata_sht); 649} 650 651static int __init adma_ata_init(void) 652{ 653 return pci_register_driver(&adma_ata_pci_driver); 654} 655 656static void __exit adma_ata_exit(void) 657{ 658 pci_unregister_driver(&adma_ata_pci_driver); 659} 660 661MODULE_AUTHOR("Mark Lord"); 662MODULE_DESCRIPTION("Pacific Digital Corporation ADMA low-level driver"); 663MODULE_LICENSE("GPL"); 664MODULE_DEVICE_TABLE(pci, adma_ata_pci_tbl); 665MODULE_VERSION(DRV_VERSION); 666 667module_init(adma_ata_init); 668module_exit(adma_ata_exit); 669