1/* 2 * Copyright (c) 2012, The Linux Foundation. All rights reserved. 3 * Permission to use, copy, modify, and/or distribute this software for 4 * any purpose with or without fee is hereby granted, provided that the 5 * above copyright notice and this permission notice appear in all copies. 6 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES 7 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF 8 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR 9 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES 10 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 11 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT 12 * OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. 13 */ 14 15 16 17#ifndef _ISISC_REG_H_ 18#define _ISISC_REG_H_ 19 20#ifdef __cplusplus 21extern "C" { 22#endif /* __cplusplus */ 23 24#define S16E_DEVICE_ID 0x11 25#define S17C_DEVICE_ID 0x13 /* TBD */ 26#define S17_REVISION_A 0x01 27 28#define MAX_ENTRY_LEN 128 29 30#define HSL_RW 1 31#define HSL_RO 0 32 33 34 /* ISIS Mask Control Register */ 35#define MASK_CTL 36#define MASK_CTL_ID 0 37#define MASK_CTL_OFFSET 0x0000 38#define MASK_CTL_E_LENGTH 4 39#define MASK_CTL_E_OFFSET 0 40#define MASK_CTL_NR_E 1 41 42#define SOFT_RST 43#define MASK_CTL_SOFT_RST_BOFFSET 31 44#define MASK_CTL_SOFT_RST_BLEN 1 45#define MASK_CTL_SOFT_RST_FLAG HSL_RW 46 47#define LOAD_EEPROM 48#define MASK_CTL_LOAD_EEPROM_BOFFSET 16 49#define MASK_CTL_LOAD_EEPROM_BLEN 1 50#define MASK_CTL_LOAD_EEPROM_FLAG HSL_RW 51 52#define DEVICE_ID 53#define MASK_CTL_DEVICE_ID_BOFFSET 8 54#define MASK_CTL_DEVICE_ID_BLEN 8 55#define MASK_CTL_DEVICE_ID_FLAG HSL_RO 56 57#define REV_ID 58#define MASK_CTL_REV_ID_BOFFSET 0 59#define MASK_CTL_REV_ID_BLEN 8 60#define MASK_CTL_REV_ID_FLAG HSL_RO 61 62 63 64 65 /* Port0 Pad Control Register */ 66#define PORT0_PAD_CTRL 67#define PORT0_PAD_CTRL_ID 0 68#define PORT0_PAD_CTRL_OFFSET 0x0004 69#define PORT0_PAD_CTRL_E_LENGTH 4 70#define PORT0_PAD_CTRL_E_OFFSET 0 71#define PORT0_PAD_CTRL_NR_E 1 72 73#define RMII_MAC06_EXCH_EN 74#define PORT0_PAD_CTRL_RMII_MAC06_EXCH_EN_BOFFSET 31 75#define PORT0_PAD_CTRL_RMII_MAC06_EXCH_EN_BLEN 1 76#define PORT0_PAD_CTRL_RMII_MAC06_EXCH_EN_FLAG HSL_RW 77 78#define RMII_MASTER_EN 79#define PORT0_PAD_CTRL_RMII_MASTER_EN_BOFFSET 30 80#define PORT0_PAD_CTRL_RMII_MASTER_EN_BLEN 1 81#define PORT0_PAD_CTRL_RMII_MASTER_EN_FLAG HSL_RW 82 83#define RMII_SLAVE_EN 84#define PORT0_PAD_CTRL_RMII_SLAVE_EN_BOFFSET 29 85#define PORT0_PAD_CTRL_RMII_SLAVE_EN_BLEN 1 86#define PORT0_PAD_CTRL_RMII_SLAVE_EN_FLAG HSL_RW 87 88#define RMII_SEL 89#define PORT0_PAD_CTRL_RMII_SEL_BOFFSET 28 90#define PORT0_PAD_CTRL_RMII_SEL_BLEN 1 91#define PORT0_PAD_CTRL_RMII_SEL_FLAG HSL_RW 92 93#define RMII_PIPE_RXCLK_SEL 94#define PORT0_PAD_CTRL_RMII_PIPE_RXCLK_SEL_BOFFSET 27 95#define PORT0_PAD_CTRL_RMII_PIPE_RXCLK_SEL_BLEN 1 96#define PORT0_PAD_CTRL_RMII_PIPE_RXCLK_SEL_FLAG HSL_RW 97 98#define MAC0_RGMII_EN 99#define PORT0_PAD_CTRL_MAC0_RGMII_EN_BOFFSET 26 100#define PORT0_PAD_CTRL_MAC0_RGMII_EN_BLEN 1 101#define PORT0_PAD_CTRL_MAC0_RGMII_EN_FLAG HSL_RW 102 103#define MAC0_RGMII_TXCLK_DELAY_EN 104#define PORT0_PAD_CTRL_MAC0_RGMII_TXCLK_DELAY_EN_BOFFSET 25 105#define PORT0_PAD_CTRL_MAC0_RGMII_TXCLK_DELAY_EN_BLEN 1 106#define PORT0_PAD_CTRL_MAC0_RGMII_TXCLK_DELAY_EN_FLAG HSL_RW 107 108#define MAC0_RGMII_RXCLK_DELAY_EN 109#define PORT0_PAD_CTRL_MAC0_RGMII_RXCLK_DELAY_EN_BOFFSET 24 110#define PORT0_PAD_CTRL_MAC0_RGMII_RXCLK_DELAY_EN_BLEN 1 111#define PORT0_PAD_CTRL_MAC0_RGMII_RXCLK_DELAY_EN_FLAG HSL_RW 112 113#define MAC0_RGMII_TXCLK_DELAY_SEL 114#define PORT0_PAD_CTRL_MAC0_RGMII_TXCLK_DELAY_SEL_BOFFSET 22 115#define PORT0_PAD_CTRL_MAC0_RGMII_TXCLK_DELAY_SEL_BLEN 2 116#define PORT0_PAD_CTRL_MAC0_RGMII_TXCLK_DELAY_SEL_FLAG HSL_RW 117 118#define MAC0_RGMII_RXCLK_DELAY_SEL 119#define PORT0_PAD_CTRL_MAC0_RGMII_RXCLK_DELAY_SEL_BOFFSET 20 120#define PORT0_PAD_CTRL_MAC0_RGMII_RXCLK_DELAY_SEL_BLEN 2 121#define PORT0_PAD_CTRL_MAC0_RGMII_RXCLK_DELAY_SEL_FLAG HSL_RW 122 123#define SGMII_CLK125M_RX_SEL 124#define PORT0_PAD_CTRL_SGMII_CLK125M_RX_SEL_BOFFSET 19 125#define PORT0_PAD_CTRL_SGMII_CLK125M_RX_SEL_BLEN 1 126#define PORT0_PAD_CTRL_SGMII_CLK125M_RX_SEL_FLAG HSL_RW 127 128#define SGMII_CLK125M_TX_SEL 129#define PORT0_PAD_CTRL_SGMII_CLK125M_TX_SEL_BOFFSET 18 130#define PORT0_PAD_CTRL_SGMII_CLK125M_TX_SEL_BLEN 1 131#define PORT0_PAD_CTRL_SGMII_CLK125M_TX_SEL_FLAG HSL_RW 132 133#define SGMII_FX100_EN 134#define PORT0_PAD_CTRL_SGMII_FX100_EN_BOFFSET 17 135#define PORT0_PAD_CTRL_SGMII_FX100_EN_BLEN 1 136#define PORT0_PAD_CTRL_SGMII_FX100_EN_FLAG HSL_RW 137 138#define SGMII_PRBS_BERT_EN 139#define PORT0_PAD_CTRL_SGMII_PRBS_BERT_EN_BOFFSET 16 140#define PORT0_PAD_CTRL_SGMII_PRBS_BERT_EN_BLEN 1 141#define PORT0_PAD_CTRL_SGMII_PRBS_BERT_EN_FLAG HSL_RW 142 143#define SGMII_REM_PHY_LPBK_EN 144#define PORT0_PAD_CTRL_SGMII_REM_PHY_LPBK_EN_BOFFSET 15 145#define PORT0_PAD_CTRL_SGMII_REM_PHY_LPBK_EN_BLEN 1 146#define PORT0_PAD_CTRL_SGMII_REM_PHY_LPBK_EN_FLAG HSL_RW 147 148#define MAC0_PHY_GMII_EN 149#define PORT0_PAD_CTRL_MAC0_PHY_GMII_EN_BOFFSET 14 150#define PORT0_PAD_CTRL_MAC0_PHY_GMII_EN_BLEN 1 151#define PORT0_PAD_CTRL_MAC0_PHY_GMII_EN_FLAG HSL_RW 152 153#define MAC0_PHY_GMII_TXCLK_SEL 154#define PORT0_PAD_CTRL_MAC0_PHY_GMII_TXCLK_SEL_BOFFSET 13 155#define PORT0_PAD_CTRL_MAC0_PHY_GMII_TXCLK_SEL_BLEN 1 156#define PORT0_PAD_CTRL_MAC0_PHY_GMII_TXCLK_SEL_FLAG HSL_RW 157 158#define MAC0_PHY_GMII_RXCLK_SEL 159#define PORT0_PAD_CTRL_MAC0_PHY_GMII_RXCLK_SEL_BOFFSET 12 160#define PORT0_PAD_CTRL_MAC0_PHY_GMII_RXCLK_SEL_BLEN 1 161#define PORT0_PAD_CTRL_MAC0_PHY_GMII_RXCLK_SEL_FLAG HSL_RW 162 163#define MAC0_PHY_MII_PIPE_RXCLK_SEL 164#define PORT0_PAD_CTRL_MAC0_PHY_MII_PIPE_RXCLK_SEL_BOFFSET 11 165#define PORT0_PAD_CTRL_MAC0_PHY_MII_PIPE_RXCLK_SEL_BLEN 1 166#define PORT0_PAD_CTRL_MAC0_PHY_MII_PIPE_RXCLK_SEL_FLAG HSL_RW 167 168#define MAC0_PHY_MII_EN 169#define PORT0_PAD_CTRL_MAC0_PHY_MII_EN_BOFFSET 10 170#define PORT0_PAD_CTRL_MAC0_PHY_MII_EN_BLEN 1 171#define PORT0_PAD_CTRL_MAC0_PHY_MII_EN_FLAG HSL_RW 172 173#define MAC0_PHY_MII_TXCLK_SEL 174#define PORT0_PAD_CTRL_MAC0_PHY_MII_TXCLK_SEL_BOFFSET 9 175#define PORT0_PAD_CTRL_MAC0_PHY_MII_TXCLK_SEL_BLEN 1 176#define PORT0_PAD_CTRL_MAC0_PHY_MII_TXCLK_SEL_FLAG HSL_RW 177 178#define MAC0_PHY_MII_RXCLK_SEL 179#define PORT0_PAD_CTRL_MAC0_PHY_MII_RXCLK_SEL_BOFFSET 8 180#define PORT0_PAD_CTRL_MAC0_PHY_MII_RXCLK_SEL_BLEN 1 181#define PORT0_PAD_CTRL_MAC0_PHY_MII_RXCLK_SEL_FLAG HSL_RW 182 183#define MAC0_SGMII_EN 184#define PORT0_PAD_CTRL_MAC0_SGMII_EN_BOFFSET 7 185#define PORT0_PAD_CTRL_MAC0_SGMII_EN_BLEN 1 186#define PORT0_PAD_CTRL_MAC0_SGMII_EN_FLAG HSL_RW 187 188#define MAC0_MAC_GMII_EN 189#define PORT0_PAD_CTRL_MAC0_MAC_GMII_EN_BOFFSET 6 190#define PORT0_PAD_CTRL_MAC0_MAC_GMII_EN_BLEN 1 191#define PORT0_PAD_CTRL_MAC0_MAC_GMII_EN_FLAG HSL_RW 192 193#define MAC0_MAC_GMII_TXCLK_SEL 194#define PORT0_PAD_CTRL_MAC0_MAC_GMII_TXCLK_SEL_BOFFSET 5 195#define PORT0_PAD_CTRL_MAC0_MAC_GMII_TXCLK_SEL_BLEN 1 196#define PORT0_PAD_CTRL_MAC0_MAC_GMII_TXCLK_SEL_FLAG HSL_RW 197 198#define MAC0_MAC_GMII_RXCLK_SEL 199#define PORT0_PAD_CTRL_MAC0_MAC_GMII_RXCLK_SEL_BOFFSET 4 200#define PORT0_PAD_CTRL_MAC0_MAC_GMII_RXCLK_SEL_BLEN 1 201#define PORT0_PAD_CTRL_MAC0_MAC_GMII_RXCLK_SEL_FLAG HSL_RW 202 203#define MAC0_MAC_SGMII_FORCE_SPEED 204#define PORT0_PAD_CTRL_MAC0_MAC_SGMII_FORCE_SPEED_BOFFSET 3 205#define PORT0_PAD_CTRL_MAC0_MAC_SGMII_FORCE_SPEED_BLEN 1 206#define PORT0_PAD_CTRL_MAC0_MAC_SGMII_FORCE_SPEED_FLAG HSL_RW 207 208#define MAC0_MAC_MII_EN 209#define PORT0_PAD_CTRL_MAC0_MAC_MII_EN_BOFFSET 2 210#define PORT0_PAD_CTRL_MAC0_MAC_MII_EN_BLEN 1 211#define PORT0_PAD_CTRL_MAC0_MAC_MII_EN_FLAG HSL_RW 212 213#define MAC0_MAC_MII_TXCLK_SEL 214#define PORT0_PAD_CTRL_MAC0_MAC_MII_TXCLK_SEL_BOFFSET 1 215#define PORT0_PAD_CTRL_MAC0_MAC_MII_TXCLK_SEL_BLEN 1 216#define PORT0_PAD_CTRL_MAC0_MAC_MII_TXCLK_SEL_FLAG HSL_RW 217 218#define MAC0_MAC_MII_RXCLK_SEL 219#define PORT0_PAD_CTRL_MAC0_MAC_MII_RXCLK_SEL_BOFFSET 0 220#define PORT0_PAD_CTRL_MAC0_MAC_MII_RXCLK_SEL_BLEN 1 221#define PORT0_PAD_CTRL_MAC0_MAC_MII_RXCLK_SEL_FLAG HSL_RW 222 223 224 225 226 /* Port5 Pad Control Register */ 227#define PORT5_PAD_CTRL 228#define PORT5_PAD_CTRL_ID 0 229#define PORT5_PAD_CTRL_OFFSET 0x0008 230#define PORT5_PAD_CTRL_E_LENGTH 4 231#define PORT5_PAD_CTRL_E_OFFSET 0 232#define PORT5_PAD_CTRL_NR_E 1 233 234#define MAC5_RGMII_EN 235#define PORT5_PAD_CTRL_MAC5_RGMII_EN_BOFFSET 26 236#define PORT5_PAD_CTRL_MAC5_RGMII_EN_BLEN 1 237#define PORT5_PAD_CTRL_MAC5_RGMII_EN_FLAG HSL_RW 238 239#define MAC5_RGMII_TXCLK_DELAY_EN 240#define PORT5_PAD_CTRL_MAC5_RGMII_TXCLK_DELAY_EN_BOFFSET 25 241#define PORT5_PAD_CTRL_MAC5_RGMII_TXCLK_DELAY_EN_BLEN 1 242#define PORT5_PAD_CTRL_MAC5_RGMII_TXCLK_DELAY_EN_FLAG HSL_RW 243 244#define MAC5_RGMII_RXCLK_DELAY_EN 245#define PORT5_PAD_CTRL_MAC5_RGMII_RXCLK_DELAY_EN_BOFFSET 24 246#define PORT5_PAD_CTRL_MAC5_RGMII_RXCLK_DELAY_EN_BLEN 1 247#define PORT5_PAD_CTRL_MAC5_RGMII_RXCLK_DELAY_EN_FLAG HSL_RW 248 249#define MAC5_RGMII_TXCLK_DELAY_SEL 250#define PORT5_PAD_CTRL_MAC5_RGMII_TXCLK_DELAY_SEL_BOFFSET 22 251#define PORT5_PAD_CTRL_MAC5_RGMII_TXCLK_DELAY_SEL_BLEN 2 252#define PORT5_PAD_CTRL_MAC5_RGMII_TXCLK_DELAY_SEL_FLAG HSL_RW 253 254#define MAC5_RGMII_RXCLK_DELAY_SEL 255#define PORT5_PAD_CTRL_MAC5_RGMII_RXCLK_DELAY_SEL_BOFFSET 20 256#define PORT5_PAD_CTRL_MAC5_RGMII_RXCLK_DELAY_SEL_BLEN 2 257#define PORT5_PAD_CTRL_MAC5_RGMII_RXCLK_DELAY_SEL_FLAG HSL_RW 258 259#define MAC5_PHY_MII_PIPE_RXCLK_SEL 260#define PORT5_PAD_CTRL_MAC5_PHY_MII_PIPE_RXCLK_SEL_BOFFSET 11 261#define PORT5_PAD_CTRL_MAC5_PHY_MII_PIPE_RXCLK_SEL_BLEN 1 262#define PORT5_PAD_CTRL_MAC5_PHY_MII_PIPE_RXCLK_SEL_FLAG HSL_RW 263 264#define MAC5_PHY_MII_EN 265#define PORT5_PAD_CTRL_MAC5_PHY_MII_EN_BOFFSET 10 266#define PORT5_PAD_CTRL_MAC5_PHY_MII_EN_BLEN 1 267#define PORT5_PAD_CTRL_MAC5_PHY_MII_EN_FLAG HSL_RW 268 269#define MAC5_PHY_MII_TXCLK_SEL 270#define PORT5_PAD_CTRL_MAC5_PHY_MII_TXCLK_SEL_BOFFSET 9 271#define PORT5_PAD_CTRL_MAC5_PHY_MII_TXCLK_SEL_BLEN 1 272#define PORT5_PAD_CTRL_MAC5_PHY_MII_TXCLK_SEL_FLAG HSL_RW 273 274#define MAC5_PHY_MII_RXCLK_SEL 275#define PORT5_PAD_CTRL_MAC5_PHY_MII_RXCLK_SEL_BOFFSET 8 276#define PORT5_PAD_CTRL_MAC5_PHY_MII_RXCLK_SEL_BLEN 1 277#define PORT5_PAD_CTRL_MAC5_PHY_MII_RXCLK_SEL_FLAG HSL_RW 278 279#define MAC5_MAC_MII_EN 280#define PORT5_PAD_CTRL_MAC5_MAC_MII_EN_BOFFSET 2 281#define PORT5_PAD_CTRL_MAC5_MAC_MII_EN_BLEN 1 282#define PORT5_PAD_CTRL_MAC5_MAC_MII_EN_FLAG HSL_RW 283 284#define MAC5_MAC_MII_TXCLK_SEL 285#define PORT5_PAD_CTRL_MAC0_MAC_MII_TXCLK_SEL_BOFFSET 1 286#define PORT5_PAD_CTRL_MAC0_MAC_MII_TXCLK_SEL_BLEN 1 287#define PORT5_PAD_CTRL_MAC0_MAC_MII_TXCLK_SEL_FLAG HSL_RW 288 289#define MAC5_MAC_MII_RXCLK_SEL 290#define PORT5_PAD_CTRL_MAC5_MAC_MII_RXCLK_SEL_BOFFSET 0 291#define PORT5_PAD_CTRL_MAC5_MAC_MII_RXCLK_SEL_BLEN 1 292#define PORT5_PAD_CTRL_MAC5_MAC_MII_RXCLK_SEL_FLAG HSL_RW 293 294 295 296 297 /* Port6 Pad Control Register */ 298#define PORT6_PAD_CTRL 299#define PORT6_PAD_CTRL_ID 0 300#define PORT6_PAD_CTRL_OFFSET 0x000c 301#define PORT6_PAD_CTRL_E_LENGTH 4 302#define PORT6_PAD_CTRL_E_OFFSET 0 303#define PORT6_PAD_CTRL_NR_E 1 304 305#define MAC6_RGMII_EN 306#define PORT6_PAD_CTRL_MAC6_RGMII_EN_BOFFSET 26 307#define PORT6_PAD_CTRL_MAC6_RGMII_EN_BLEN 1 308#define PORT6_PAD_CTRL_MAC6_RGMII_EN_FLAG HSL_RW 309 310#define MAC6_RGMII_TXCLK_DELAY_EN 311#define PORT6_PAD_CTRL_MAC6_RGMII_TXCLK_DELAY_EN_BOFFSET 25 312#define PORT6_PAD_CTRL_MAC6_RGMII_TXCLK_DELAY_EN_BLEN 1 313#define PORT6_PAD_CTRL_MAC6_RGMII_TXCLK_DELAY_EN_FLAG HSL_RW 314 315#define MAC6_RGMII_RXCLK_DELAY_EN 316#define PORT6_PAD_CTRL_MAC6_RGMII_RXCLK_DELAY_EN_BOFFSET 24 317#define PORT6_PAD_CTRL_MAC6_RGMII_RXCLK_DELAY_EN_BLEN 1 318#define PORT6_PAD_CTRL_MAC6_RGMII_RXCLK_DELAY_EN_FLAG HSL_RW 319 320#define MAC6_RGMII_TXCLK_DELAY_SEL 321#define PORT6_PAD_CTRL_MAC6_RGMII_TXCLK_DELAY_SEL_BOFFSET 22 322#define PORT6_PAD_CTRL_MAC6_RGMII_TXCLK_DELAY_SEL_BLEN 2 323#define PORT6_PAD_CTRL_MAC6_RGMII_TXCLK_DELAY_SEL_FLAG HSL_RW 324 325#define MAC6_RGMII_RXCLK_DELAY_SEL 326#define PORT6_PAD_CTRL_MAC6_RGMII_RXCLK_DELAY_SEL_BOFFSET 20 327#define PORT6_PAD_CTRL_MAC6_RGMII_RXCLK_DELAY_SEL_BLEN 2 328#define PORT6_PAD_CTRL_MAC6_RGMII_RXCLK_DELAY_SEL_FLAG HSL_RW 329 330#define PHY4_RGMII_EN 331#define PORT6_PAD_CTRL_PHY4_RGMII_EN_BOFFSET 17 332#define PORT6_PAD_CTRL_PHY4_RGMII_EN_BLEN 1 333#define PORT6_PAD_CTRL_PHY4_RGMII_EN_FLAG HSL_RW 334 335#define MAC6_PHY_GMII_EN 336#define PORT6_PAD_CTRL_MAC6_PHY_GMII_EN_BOFFSET 14 337#define PORT6_PAD_CTRL_MAC6_PHY_GMII_EN_BLEN 1 338#define PORT6_PAD_CTRL_MAC6_PHY_GMII_EN_FLAG HSL_RW 339 340#define MAC6_PHY_GMII_TXCLK_SEL 341#define PORT6_PAD_CTRL_MAC6_PHY_GMII_TXCLK_SEL_BOFFSET 13 342#define PORT6_PAD_CTRL_MAC6_PHY_GMII_TXCLK_SEL_BLEN 1 343#define PORT6_PAD_CTRL_MAC6_PHY_GMII_TXCLK_SEL_FLAG HSL_RW 344 345#define MAC6_PHY_GMII_RXCLK_SEL 346#define PORT6_PAD_CTRL_MAC6_PHY_GMII_RXCLK_SEL_BOFFSET 12 347#define PORT6_PAD_CTRL_MAC6_PHY_GMII_RXCLK_SEL_BLEN 1 348#define PORT6_PAD_CTRL_MAC6_PHY_GMII_RXCLK_SEL_FLAG HSL_RW 349 350#define MAC6_PHY_MII_PIPE_RXCLK_SEL 351#define PORT6_PAD_CTRL_MAC6_PHY_MII_PIPE_RXCLK_SEL_BOFFSET 11 352#define PORT6_PAD_CTRL_MAC6_PHY_MII_PIPE_RXCLK_SEL_BLEN 1 353#define PORT6_PAD_CTRL_MAC6_PHY_MII_PIPE_RXCLK_SEL_FLAG HSL_RW 354 355#define MAC6_PHY_MII_EN 356#define PORT6_PAD_CTRL_MAC6_PHY_MII_EN_BOFFSET 10 357#define PORT6_PAD_CTRL_MAC6_PHY_MII_EN_BLEN 1 358#define PORT6_PAD_CTRL_MAC6_PHY_MII_EN_FLAG HSL_RW 359 360#define MAC6_PHY_MII_TXCLK_SEL 361#define PORT6_PAD_CTRL_MAC6_PHY_MII_TXCLK_SEL_BOFFSET 9 362#define PORT6_PAD_CTRL_MAC6_PHY_MII_TXCLK_SEL_BLEN 1 363#define PORT6_PAD_CTRL_MAC6_PHY_MII_TXCLK_SEL_FLAG HSL_RW 364 365#define MAC6_PHY_MII_RXCLK_SEL 366#define PORT6_PAD_CTRL_MAC6_PHY_MII_RXCLK_SEL_BOFFSET 8 367#define PORT6_PAD_CTRL_MAC6_PHY_MII_RXCLK_SEL_BLEN 1 368#define PORT6_PAD_CTRL_MAC6_PHY_MII_RXCLK_SEL_FLAG HSL_RW 369 370#define MAC6_SGMII_EN 371#define PORT6_PAD_CTRL_MAC6_SGMII_EN_BOFFSET 7 372#define PORT6_PAD_CTRL_MAC6_SGMII_EN_BLEN 1 373#define PORT6_PAD_CTRL_MAC6_SGMII_EN_FLAG HSL_RW 374 375#define MAC6_MAC_GMII_EN 376#define PORT6_PAD_CTRL_MAC6_MAC_GMII_EN_BOFFSET 6 377#define PORT6_PAD_CTRL_MAC6_MAC_GMII_EN_BLEN 1 378#define PORT6_PAD_CTRL_MAC6_MAC_GMII_EN_FLAG HSL_RW 379 380#define MAC6_MAC_GMII_TXCLK_SEL 381#define PORT6_PAD_CTRL_MAC6_MAC_GMII_TXCLK_SEL_BOFFSET 5 382#define PORT6_PAD_CTRL_MAC6_MAC_GMII_TXCLK_SEL_BLEN 1 383#define PORT6_PAD_CTRL_MAC6_MAC_GMII_TXCLK_SEL_FLAG HSL_RW 384 385#define MAC6_MAC_GMII_RXCLK_SEL 386#define PORT6_PAD_CTRL_MAC6_MAC_GMII_RXCLK_SEL_BOFFSET 4 387#define PORT6_PAD_CTRL_MAC6_MAC_GMII_RXCLK_SEL_BLEN 1 388#define PORT6_PAD_CTRL_MAC6_MAC_GMII_RXCLK_SEL_FLAG HSL_RW 389 390#define MAC6_MAC_MII_EN 391#define PORT6_PAD_CTRL_MAC6_MAC_MII_EN_BOFFSET 2 392#define PORT6_PAD_CTRL_MAC6_MAC_MII_EN_BLEN 1 393#define PORT6_PAD_CTRL_MAC6_MAC_MII_EN_FLAG HSL_RW 394 395#define MAC6_MAC_MII_TXCLK_SEL 396#define PORT6_PAD_CTRL_MAC6_MAC_MII_TXCLK_SEL_BOFFSET 1 397#define PORT6_PAD_CTRL_MAC6_MAC_MII_TXCLK_SEL_BLEN 1 398#define PORT6_PAD_CTRL_MAC6_MAC_MII_TXCLK_SEL_FLAG HSL_RW 399 400#define MAC6_MAC_MII_RXCLK_SEL 401#define PORT6_PAD_CTRL_MAC6_MAC_MII_RXCLK_SEL_BOFFSET 0 402#define PORT6_PAD_CTRL_MAC6_MAC_MII_RXCLK_SEL_BLEN 1 403#define PORT6_PAD_CTRL_MAC6_MAC_MII_RXCLK_SEL_FLAG HSL_RW 404 405 406 407 408 /* SGMII Control Register */ 409#define SGMII_CTRL 410#define SGMII_CTRL_ID 0 411#define SGMII_CTRL_OFFSET 0x00e0 412#define SGMII_CTRL_E_LENGTH 4 413#define SGMII_CTRL_E_OFFSET 0 414#define SGMII_CTRL_NR_E 1 415 416#define FULL_25M 417#define SGMII_CTRL_FULL_25M_BOFFSET 31 418#define SGMII_CTRL_FULL_25M_BLEN 1 419#define SGMII_CTRL_FULL_25M_FLAG HSL_RW 420 421#define HALF_25M 422#define SGMII_CTRL_HALF_25M_BOFFSET 30 423#define SGMII_CTRL_HALF_25M_BLEN 1 424#define SGMII_CTRL_HALF_25M_FLAG HSL_RW 425 426#define REMOTE_25M 427#define SGMII_CTRL_REMOTE_25M_BOFFSET 28 428#define SGMII_CTRL_REMOTE_25M_BLEN 2 429#define SGMII_CTRL_REMOTE_25M_FLAG HSL_RW 430 431#define NEXT_PAGE_25M 432#define SGMII_CTRL_NEXT_PAGE_25M_BOFFSET 27 433#define SGMII_CTRL_NEXT_PAGE_25M_BLEN 1 434#define SGMII_CTRL_NEXT_PAGE_25M_FLAG HSL_RW 435 436#define PAUSE_25M 437#define SGMII_CTRL_PAUSE_25M_BOFFSET 26 438#define SGMII_CTRL_PAUSE_25M_BLEN 1 439#define SGMII_CTRL_PAUSE_25M_FLAG HSL_RW 440 441#define ASYM_PAUSE_25M 442#define SGMII_CTRL_ASYM_PAUSE_25M_BOFFSET 25 443#define SGMII_CTRL_ASYM_PAUSE_25M_BLEN 1 444#define SGMII_CTRL_ASYM_PAUSE_25M_FLAG HSL_RW 445 446#define PAUSE_SG_25M 447#define SGMII_CTRL_PAUSE_SG_25M_BOFFSET 24 448#define SGMII_CTRL_PAUSE_SG_25M_BLEN 1 449#define SGMII_CTRL_PAUSE_SG_25M_FLAG HSL_RW 450 451#define PAUSE_SG_25M 452#define SGMII_CTRL_PAUSE_SG_25M_BOFFSET 24 453#define SGMII_CTRL_PAUSE_SG_25M_BLEN 1 454#define SGMII_CTRL_PAUSE_SG_25M_FLAG HSL_RW 455 456#define MODE_CTRL_25M 457#define SGMII_CTRL_MODE_CTRL_25M_BOFFSET 22 458#define SGMII_CTRL_MODE_CTRL_25M_BLEN 2 459#define SGMII_CTRL_MODE_CTRL_25M_FLAG HSL_RW 460 461#define MR_LOOPBACK 462#define SGMII_CTRL_MR_LOOPBACK_BOFFSET 21 463#define SGMII_CTRL_MR_LOOPBACK_BLEN 1 464#define SGMII_CTRL_MR_LOOPBACK_FLAG HSL_RW 465 466#define MR_REG4_25M 467#define SGMII_CTRL_MR_REG4_25M_BOFFSET 20 468#define SGMII_CTRL_MR_REG4_25M_BLEN 1 469#define SGMII_CTRL_MR_REG4_25M_FLAG HSL_RW 470 471#define AUTO_LPI_25M 472#define SGMII_CTRL_AUTO_LPI_25M_BOFFSET 19 473#define SGMII_CTRL_AUTO_LPI_25M_BLEN 1 474#define SGMII_CTRL_AUTO_LPI_25M_FLAG HSL_RW 475 476#define PRBS_EN 477#define SGMII_CTRL_PRBS_EN_BOFFSET 18 478#define SGMII_CTRL_PRBS_EN_BLEN 1 479#define SGMII_CTRL_PRBS_EN_FLAG HSL_RW 480 481#define SGMII_TH_LOS1 482#define SGMII_CTRL_SGMII_TH_LOS1_BOFFSET 17 483#define SGMII_CTRL_SGMII_TH_LOS1_BLEN 1 484#define SGMII_CTRL_SGMII_TH_LOS1_FLAG HSL_RW 485 486#define DIS_AUTO_LPI_25M 487#define SGMII_CTRL_DIS_AUTO_LPI_25M_BOFFSET 16 488#define SGMII_CTRL_DIS_AUTO_LPI_25M_BLEN 1 489#define SGMII_CTRL_DIS_AUTO_LPI_25M_FLAG HSL_RW 490 491#define SGMII_TH_LOS0 492#define SGMII_CTRL_SGMII_TH_LOS0_BOFFSET 15 493#define SGMII_CTRL_SGMII_TH_LOS0_BLEN 1 494#define SGMII_CTRL_SGMII_TH_LOS0_FLAG HSL_RW 495 496#define SGMII_CDR_BW 497#define SGMII_CTRL_SGMII_CDR_BW_BOFFSET 13 498#define SGMII_CTRL_SGMII_CDR_BW_BLEN 2 499#define SGMII_CTRL_SGMII_CDR_BW_FLAG HSL_RW 500 501#define SGMII_TXDR_CTRL 502#define SGMII_CTRL_SGMII_TXDR_CTRL_BOFFSET 10 503#define SGMII_CTRL_SGMII_TXDR_CTRL_BLEN 3 504#define SGMII_CTRL_SGMII_TXDR_CTRL_FLAG HSL_RW 505 506#define SGMII_FIBER_MODE 507#define SGMII_CTRL_SGMII_FIBER_MODE_BOFFSET 8 508#define SGMII_CTRL_SGMII_FIBER_MODE_BLEN 2 509#define SGMII_CTRL_SGMII_FIBER_MODE_FLAG HSL_RW 510 511#define SGMII_SEL_125M 512#define SGMII_CTRL_SGMII_SEL_125M_BOFFSET 7 513#define SGMII_CTRL_SGMII_SEL_125M_BLEN 1 514#define SGMII_CTRL_SGMII_SEL_125M_FLAG HSL_RW 515 516#define SGMII_PLL_BW 517#define SGMII_CTRL_SGMII_PLL_BW_BOFFSET 6 518#define SGMII_CTRL_SGMII_PLL_BW_BLEN 1 519#define SGMII_CTRL_SGMII_PLL_BW_FLAG HSL_RW 520 521#define SGMII_HALFTX 522#define SGMII_CTRL_SGMII_HALFTX_BOFFSET 5 523#define SGMII_CTRL_SGMII_HALFTX_BLEN 1 524#define SGMII_CTRL_SGMII_HALFTX_FLAG HSL_RW 525 526#define SGMII_EN_SD 527#define SGMII_CTRL_SGMII_EN_SD_BOFFSET 4 528#define SGMII_CTRL_SGMII_EN_SD_BLEN 1 529#define SGMII_CTRL_SGMII_EN_SD_FLAG HSL_RW 530 531#define SGMII_EN_TX 532#define SGMII_CTRL_SGMII_EN_TX_BOFFSET 3 533#define SGMII_CTRL_SGMII_EN_TX_BLEN 1 534#define SGMII_CTRL_SGMII_EN_TX_FLAG HSL_RW 535 536#define SGMII_EN_RX 537#define SGMII_CTRL_SGMII_EN_RX_BOFFSET 2 538#define SGMII_CTRL_SGMII_EN_RX_BLEN 1 539#define SGMII_CTRL_SGMII_EN_RX_FLAG HSL_RW 540 541#define SGMII_EN_PLL 542#define SGMII_CTRL_SGMII_EN_PLL_BOFFSET 1 543#define SGMII_CTRL_SGMII_EN_PLL_BLEN 1 544#define SGMII_CTRL_SGMII_EN_PLL_FLAG HSL_RW 545 546#define SGMII_EN_LCKDT 547#define SGMII_CTRL_SGMII_EN_LCKDT_BOFFSET 0 548#define SGMII_CTRL_SGMII_EN_LCKDT_BLEN 1 549#define SGMII_CTRL_SGMII_EN_LCKDT_FLAG HSL_RW 550 551 552 553 554 /* Power On Strip Register */ 555#define POWER_STRIP 556#define POWER_STRIP_ID 0 557#define POWER_STRIP_OFFSET 0x0010 558#define POWER_STRIP_E_LENGTH 4 559#define POWER_STRIP_E_OFFSET 0 560#define POWER_STRIP_NR_E 1 561 562#define POWER_ON_SEL 563#define POWER_STRIP_POWER_ON_SEL_BOFFSET 31 564#define POWER_STRIP_POWER_ON_SEL_BLEN 1 565#define POWER_STRIP_POWER_ON_SEL_FLAG HSL_RW 566 567#define PKG128_EN 568#define POWER_STRIP_PKG128_EN_BOFFSET 30 569#define POWER_STRIP_PKG128_EN_BLEN 1 570#define POWER_STRIP_PKG128_EN_FLAG HSL_RW 571 572#define PKG128_EN_LED 573#define POWER_STRIP_PKG128_EN_LED_BOFFSET 29 574#define POWER_STRIP_PKG128_EN_LED_BLEN 1 575#define POWER_STRIP_PKG128_EN_LED_FLAG HSL_RW 576 577#define S16_MODE 578#define POWER_STRIP_S16_MODE_BOFFSET 28 579#define POWER_STRIP_S16_MODE_BLEN 1 580#define POWER_STRIP_S16_MODE_FLAG HSL_RW 581 582#define INPUT_MODE 583#define POWER_STRIP_INPUT_MODE_BOFFSET 27 584#define POWER_STRIP_INPUT_MODE_BLEN 1 585#define POWER_STRIP_INPUT_MODE_FLAG HSL_RW 586 587#define SGMII_POWER_ON_SEL 588#define POWER_STRIP_SGMII_POWER_ON_SEL_BOFFSET 26 589#define POWER_STRIP_SGMII_POWER_ON_SEL_BLEN 1 590#define POWER_STRIP_SGMII_POWER_ON_SEL_FLAG HSL_RW 591 592#define SPI_EN 593#define POWER_STRIP_SPI_EN_BOFFSET 25 594#define POWER_STRIP_SPI_EN_BLEN 1 595#define POWER_STRIP_SPI_EN_FLAG HSL_RW 596 597#define LED_OPEN_EN 598#define POWER_STRIP_LED_OPEN_EN_BOFFSET 24 599#define POWER_STRIP_LED_OPEN_EN_BLEN 1 600#define POWER_STRIP_LED_OPEN_EN_FLAG HSL_RW 601 602#define SGMII_RXIMP_50_70 603#define POWER_STRIP_SGMII_RXIMP_50_70_BOFFSET 23 604#define POWER_STRIP_SGMII_RXIMP_50_70_BLEN 1 605#define POWER_STRIP_SGMII_RXIMP_50_70_FLAG HSL_RW 606 607#define SGMII_TXIMP_50_70 608#define POWER_STRIP_SGMII_TXIMP_50_70_BOFFSET 22 609#define POWER_STRIP_SGMII_TXIMP_50_70_BLEN 1 610#define POWER_STRIP_SGMII_TXIMP_50_70_FLAG HSL_RW 611 612#define SGMII_SIGNAL_DETECT 613#define POWER_STRIP_SGMII_SIGNAL_DETECT_BOFFSET 21 614#define POWER_STRIP_SGMII_SIGNAL_DETECT_BLEN 1 615#define POWER_STRIP_SGMII_SIGNAL_DETECT_FLAG HSL_RW 616 617#define LPW_EXIT 618#define POWER_STRIP_LPW_EXIT_BOFFSET 20 619#define POWER_STRIP_LPW_EXIT_BLEN 1 620#define POWER_STRIP_LPW_EXIT_FLAG HSL_RW 621 622#define MAN_EN 623#define POWER_STRIP_MAN_EN_BOFFSET 18 624#define POWER_STRIP_MAN_EN_BLEN 1 625#define POWER_STRIP_MAN_EN_FLAG HSL_RW 626 627#define HIB_EN 628#define POWER_STRIP_HIB_EN_BOFFSET 17 629#define POWER_STRIP_HIB_EN_BLEN 1 630#define POWER_STRIP_HIB_EN_FLAG HSL_RW 631 632#define POWER_DOWN_HW 633#define POWER_STRIP_POWER_DOWN_HW_BOFFSET 16 634#define POWER_STRIP_POWER_DOWN_HW_BLEN 1 635#define POWER_STRIP_POWER_DOWN_HW_FLAG HSL_RW 636 637#define BIST_BYPASS_CEL 638#define POWER_STRIP_BIST_BYPASS_CEL_BOFFSET 15 639#define POWER_STRIP_BIST_BYPASS_CEL_BLEN 1 640#define POWER_STRIP_BIST_BYPASS_CEL_FLAG HSL_RW 641 642#define BIST_BYPASS_CSR 643#define POWER_STRIP_BIST_BYPASS_CSR_BOFFSET 14 644#define POWER_STRIP_BIST_BYPASS_CSR_BLEN 1 645#define POWER_STRIP_BIST_BYPASS_CSR_FLAG HSL_RW 646 647#define HIB_PULSE_HW 648#define POWER_STRIP_HIB_PULSE_HW_BOFFSET 12 649#define POWER_STRIP_HIB_PULSE_HW_BLEN 1 650#define POWER_STRIP_HIB_PULSE_HW_FLAG HSL_RW 651 652#define GATE_25M_EN 653#define POWER_STRIP_GATE_25M_EN_BOFFSET 10 654#define POWER_STRIP_GATE_25M_EN_BLEN 1 655#define POWER_STRIP_GATE_25M_EN_FLAG HSL_RW 656 657#define SEL_ANA_RST 658#define POWER_STRIP_SEL_ANA_RST_BOFFSET 9 659#define POWER_STRIP_SEL_ANA_RST_BLEN 1 660#define POWER_STRIP_SEL_ANA_RST_FLAG HSL_RW 661 662#define SERDES_EN 663#define POWER_STRIP_SERDES_EN_BOFFSET 8 664#define POWER_STRIP_SERDES_EN_BLEN 1 665#define POWER_STRIP_SERDES_EN_FLAG HSL_RW 666 667#define SERDES_AN_EN 668#define POWER_STRIP_SERDES_AN_EN_BOFFSET 7 669#define POWER_STRIP_SERDES_AN_EN_BLEN 1 670#define POWER_STRIP_SERDES_AN_EN_FLAG HSL_RW 671 672#define RTL_MODE 673#define POWER_STRIP_RTL_MODE_BOFFSET 5 674#define POWER_STRIP_RTL_MODE_BLEN 1 675#define POWER_STRIP_RTL_MODE_FLAG HSL_RW 676 677#define PAD_CTRL_FOR25M 678#define POWER_STRIP_PAD_CTRL_FOR25M_BOFFSET 3 679#define POWER_STRIP_PAD_CTRL_FOR25M_BLEN 2 680#define POWER_STRIP_PAD_CTRL_FOR25M_FLAG HSL_RW 681 682#define PAD_CTRL 683#define POWER_STRIP_PAD_CTRL_BOFFSET 0 684#define POWER_STRIP_PAD_CTRL_BLEN 2 685#define POWER_STRIP_PAD_CTRL_FLAG HSL_RW 686 687 688 689 690 /* Global Interrupt Status Register1 */ 691#define GBL_INT_STATUS1 692#define GBL_INT_STATUS1_ID 1 693#define GBL_INT_STATUS1_OFFSET 0x0024 694#define GBL_INT_STATUS1_E_LENGTH 4 695#define GBL_INT_STATUS1_E_OFFSET 0 696#define GBL_INT_STATUS1_NR_E 1 697 698#define LINK_CHG_INT_S 699#define GBL_INT_STATUS1_LINK_CHG_INT_S_BOFFSET 1 700#define GBL_INT_STATUS1_LINK_CHG_INT_S_BLEN 7 701#define GBL_INT_STATUS1_LINK_CHG_INT_S_FLAG HSL_RW 702 703#define PHY_INT_S 704#define GBL_INT_STATUS1_PHY_INT_S_BOFFSET 15 705#define GBL_INT_STATUS1_PHY_INT_S_BLEN 1 706#define GBL_INT_STATUS1_PHY_INT_S_FLAG HSL_RO 707 708 709 710 711 /* Global Interrupt Mask Register1 */ 712#define GBL_INT_MASK1 713#define GBL_INT_MASK1_ID 1 714#define GBL_INT_MASK1_OFFSET 0x002c 715#define GBL_INT_MASK1_E_LENGTH 4 716#define GBL_INT_MASK1_E_OFFSET 0 717#define GBL_INT_MASK1_NR_E 1 718 719#define LINK_CHG_INT_M 720#define GBL_INT_MASK1_LINK_CHG_INT_M_BOFFSET 1 721#define GBL_INT_MASK1_LINK_CHG_INT_M_BLEN 7 722#define GBL_INT_MASK1_LINK_CHG_INT_M_FLAG HSL_RW 723 724#define PHY_INT_M 725#define GBL_INT_MASK1_PHY_INT_M_BOFFSET 15 726#define GBL_INT_MASK1_PHY_INT_M_BLEN 1 727#define GBL_INT_MASK1_PHY_INT_M_FLAG HSL_RO 728 729 730 731 732 /* Module Enable Register */ 733#define MOD_ENABLE 734#define MOD_ENABLE_OFFSET 0x0030 735#define MOD_ENABLE_E_LENGTH 4 736#define MOD_ENABLE_E_OFFSET 0 737#define MOD_ENABLE_NR_E 1 738 739#define L3_EN 740#define MOD_ENABLE_L3_EN_BOFFSET 2 741#define MOD_ENABLE_L3_EN_BLEN 1 742#define MOD_ENABLE_L3_EN_FLAG HSL_RW 743 744#define ACL_EN 745#define MOD_ENABLE_ACL_EN_BOFFSET 1 746#define MOD_ENABLE_ACL_EN_BLEN 1 747#define MOD_ENABLE_ACL_EN_FLAG HSL_RW 748 749#define MIB_EN 750#define MOD_ENABLE_MIB_EN_BOFFSET 0 751#define MOD_ENABLE_MIB_EN_BLEN 1 752#define MOD_ENABLE_MIB_EN_FLAG HSL_RW 753 754 755 756 757 /* MIB Function Register */ 758#define MIB_FUNC 759#define MIB_FUNC_OFFSET 0x0034 760#define MIB_FUNC_E_LENGTH 4 761#define MIB_FUNC_E_OFFSET 0 762#define MIB_FUNC_NR_E 1 763 764#define MIB_FUN 765#define MIB_FUNC_MIB_FUN_BOFFSET 24 766#define MIB_FUNC_MIB_FUN_BLEN 3 767#define MIB_FUNC_MIB_FUN_FLAG HSL_RW 768 769#define MIB_FLUSH_PORT 770#define MIB_FUNC_MIB_FLUSH_PORT_BOFFSET 21 771#define MIB_FUNC_MIB_FLUSH_PORT_BLEN 3 772#define MIB_FUNC_MIB_FLUSH_PORT_FLAG HSL_RW 773 774#define MIB_CPU_KEEP 775#define MIB_FUNC_MIB_CPU_KEEP_BOFFSET 20 776#define MIB_FUNC_MIB_CPU_KEEP_BLEN 1 777#define MIB_FUNC_MIB_CPU_KEEP_FLAG HSL_RW 778 779#define MIB_BUSY 780#define MIB_FUNC_MIB_BUSY_BOFFSET 17 781#define MIB_FUNC_MIB_BUSY_BLEN 1 782#define MIB_FUNC_MIB_BUSY_FLAG HSL_RW 783 784#define MIB_AT_HALF_EN 785#define MIB_FUNC_MIB_AT_HALF_EN_BOFFSET 16 786#define MIB_FUNC_MIB_AT_HALF_EN_BLEN 1 787#define MIB_FUNC_MIB_AT_HALF_EN_FLAG HSL_RW 788 789#define MIB_TIMER 790#define MIB_FUNC_MIB_TIMER_BOFFSET 0 791#define MIB_FUNC_MIB_TIMER_BLEN 16 792#define MIB_FUNC_MIB_TIMER_FLAG HSL_RW 793 794 795 796 797 /* Service tag Register */ 798#define SERVICE_TAG 799#define SERVICE_TAG_OFFSET 0x0048 800#define SERVICE_TAG_E_LENGTH 4 801#define SERVICE_TAG_E_OFFSET 0 802#define SERVICE_TAG_NR_E 1 803 804#define STAG_MODE 805#define SERVICE_TAG_STAG_MODE_BOFFSET 17 806#define SERVICE_TAG_STAG_MODE_BLEN 1 807#define SERVICE_TAG_STAG_MODE_FLAG HSL_RW 808 809#define TAG_VALUE 810#define SERVICE_TAG_TAG_VALUE_BOFFSET 0 811#define SERVICE_TAG_TAG_VALUE_BLEN 16 812#define SERVICE_TAG_TAG_VALUE_FLAG HSL_RW 813 814 815 816 817 /* Global MAC Address Register */ 818#define GLOBAL_MAC_ADDR0 819#define GLOBAL_MAC_ADDR0_OFFSET 0x0060 820#define GLOBAL_MAC_ADDR0_E_LENGTH 4 821#define GLOBAL_MAC_ADDR0_E_OFFSET 0 822#define GLOBAL_MAC_ADDR0_NR_E 1 823 824#define GLB_BYTE4 825#define GLOBAL_MAC_ADDR0_GLB_BYTE4_BOFFSET 8 826#define GLOBAL_MAC_ADDR0_GLB_BYTE4_BLEN 8 827#define GLOBAL_MAC_ADDR0_GLB_BYTE4_FLAG HSL_RW 828 829#define GLB_BYTE5 830#define GLOBAL_MAC_ADDR0_GLB_BYTE5_BOFFSET 0 831#define GLOBAL_MAC_ADDR0_GLB_BYTE5_BLEN 8 832#define GLOBAL_MAC_ADDR0_GLB_BYTE5_FLAG HSL_RW 833 834#define GLOBAL_MAC_ADDR1 835#define GLOBAL_MAC_ADDR1_ID 4 836#define GLOBAL_MAC_ADDR1_OFFSET 0x0064 837#define GLOBAL_MAC_ADDR1_E_LENGTH 4 838#define GLOBAL_MAC_ADDR1_E_OFFSET 0 839#define GLOBAL_MAC_ADDR1_NR_E 1 840 841#define GLB_BYTE0 842#define GLOBAL_MAC_ADDR1_GLB_BYTE0_BOFFSET 24 843#define GLOBAL_MAC_ADDR1_GLB_BYTE0_BLEN 8 844#define GLOBAL_MAC_ADDR1_GLB_BYTE0_FLAG HSL_RW 845 846#define GLB_BYTE1 847#define GLOBAL_MAC_ADDR1_GLB_BYTE1_BOFFSET 16 848#define GLOBAL_MAC_ADDR1_GLB_BYTE1_BLEN 8 849#define GLOBAL_MAC_ADDR1_GLB_BYTE1_FLAG HSL_RW 850 851#define GLB_BYTE2 852#define GLOBAL_MAC_ADDR1_GLB_BYTE2_BOFFSET 8 853#define GLOBAL_MAC_ADDR1_GLB_BYTE2_BLEN 8 854#define GLOBAL_MAC_ADDR1_GLB_BYTE2_FLAG HSL_RW 855 856#define GLB_BYTE3 857#define GLOBAL_MAC_ADDR1_GLB_BYTE3_BOFFSET 0 858#define GLOBAL_MAC_ADDR1_GLB_BYTE3_BLEN 8 859#define GLOBAL_MAC_ADDR1_GLB_BYTE3_FLAG HSL_RW 860 861 862 863 864 /* Max Size Register */ 865#define MAX_SIZE 866#define MAX_SIZE_OFFSET 0x0078 867#define MAX_SIZE_E_LENGTH 4 868#define MAX_SIZE_E_OFFSET 0 869#define MAX_SIZE_NR_E 1 870 871#define MAX_FRAME_SIZE 872#define MAX_SIZE_MAX_FRAME_SIZE_BOFFSET 0 873#define MAX_SIZE_MAX_FRAME_SIZE_BLEN 14 874#define MAX_SIZE_MAX_FRAME_SIZE_FLAG HSL_RW 875 876 877 878 879 /* Flow Control Register */ 880#define FLOW_CTL0 "fctl" 881#define FLOW_CTL0_ID 6 882#define FLOW_CTL0_OFFSET 0x0034 883#define FLOW_CTL0_E_LENGTH 4 884#define FLOW_CTL0_E_OFFSET 0 885#define FLOW_CTL0_NR_E 1 886 887#define TEST_PAUSE "fctl_tps" 888#define FLOW_CTL0_TEST_PAUSE_BOFFSET 31 889#define FLOW_CTL0_TEST_PAUSE_BLEN 1 890#define FLOW_CTL0_TEST_PAUSE_FLAG HSL_RW 891 892 893#define GOL_PAUSE_ON_THRES "fctl_gont" 894#define FLOW_CTL0_GOL_PAUSE_ON_THRES_BOFFSET 16 895#define FLOW_CTL0_GOL_PAUSE_ON_THRES_BLEN 8 896#define FLOW_CTL0_GOL_PAUSE_ON_THRES_FLAG HSL_RW 897 898#define GOL_PAUSE_OFF_THRES "fctl_gofft" 899#define FLOW_CTL0_GOL_PAUSE_OFF_THRES_BOFFSET 0 900#define FLOW_CTL0_GOL_PAUSE_OFF_THRES_BLEN 8 901#define FLOW_CTL0_GOL_PAUSE_OFF_THRES_FLAG HSL_RW 902 903 904 905 906 /* Flow Control1 Register */ 907#define FLOW_CTL1 "fctl1" 908#define FLOW_CTL1_ID 6 909#define FLOW_CTL1_OFFSET 0x0038 910#define FLOW_CTL1_E_LENGTH 4 911#define FLOW_CTL1_E_OFFSET 0 912#define FLOW_CTL1_NR_E 1 913 914#define PORT_PAUSE_ON_THRES "fctl1_pont" 915#define FLOW_CTL1_PORT_PAUSE_ON_THRES_BOFFSET 16 916#define FLOW_CTL1_PORT_PAUSE_ON_THRES_BLEN 8 917#define FLOW_CTL1_PORT_PAUSE_ON_THRES_FLAG HSL_RW 918 919#define PORT_PAUSE_OFF_THRES "fctl1_pofft" 920#define FLOW_CTL1_PORT_PAUSE_OFF_THRES_BOFFSET 0 921#define FLOW_CTL1_PORT_PAUSE_OFF_THRES_BLEN 8 922#define FLOW_CTL1_PORT_PAUSE_OFF_THRES_FLAG HSL_RW 923 924 925 926 927 /* Port Status Register */ 928#define PORT_STATUS 929#define PORT_STATUS_OFFSET 0x007c 930#define PORT_STATUS_E_LENGTH 4 931#define PORT_STATUS_E_OFFSET 0x0004 932#define PORT_STATUS_NR_E 7 933 934#define FLOW_LINK_EN 935#define PORT_STATUS_FLOW_LINK_EN_BOFFSET 12 936#define PORT_STATUS_FLOW_LINK_EN_BLEN 1 937#define PORT_STATUS_FLOW_LINK_EN_FLAG HSL_RW 938 939#define AUTO_RX_FLOW 940#define PORT_STATUS_AUTO_RX_FLOW_BOFFSET 11 941#define PORT_STATUS_AUTO_RX_FLOW_BLEN 1 942#define PORT_STATUS_AUTO_RX_FLOW_FLAG HSL_RO 943 944#define AUTO_TX_FLOW 945#define PORT_STATUS_AUTO_TX_FLOW_BOFFSET 10 946#define PORT_STATUS_AUTO_TX_FLOW_BLEN 1 947#define PORT_STATUS_AUTO_TX_FLOW_FLAG HSL_RO 948 949#define LINK_EN 950#define PORT_STATUS_LINK_EN_BOFFSET 9 951#define PORT_STATUS_LINK_EN_BLEN 1 952#define PORT_STATUS_LINK_EN_FLAG HSL_RW 953 954#define LINK 955#define PORT_STATUS_LINK_BOFFSET 8 956#define PORT_STATUS_LINK_BLEN 1 957#define PORT_STATUS_LINK_FLAG HSL_RO 958 959#define TX_HALF_FLOW_EN 960#define PORT_STATUS_TX_HALF_FLOW_EN_BOFFSET 7 961#define PORT_STATUS_TX_HALF_FLOW_EN_BLEN 1 962#define PORT_STATUS_TX_HALF_FLOW_EN_FLAG HSL_RW 963 964#define DUPLEX_MODE 965#define PORT_STATUS_DUPLEX_MODE_BOFFSET 6 966#define PORT_STATUS_DUPLEX_MODE_BLEN 1 967#define PORT_STATUS_DUPLEX_MODE_FLAG HSL_RW 968 969#define RX_FLOW_EN 970#define PORT_STATUS_RX_FLOW_EN_BOFFSET 5 971#define PORT_STATUS_RX_FLOW_EN_BLEN 1 972#define PORT_STATUS_RX_FLOW_EN_FLAG HSL_RW 973 974#define TX_FLOW_EN 975#define PORT_STATUS_TX_FLOW_EN_BOFFSET 4 976#define PORT_STATUS_TX_FLOW_EN_BLEN 1 977#define PORT_STATUS_TX_FLOW_EN_FLAG HSL_RW 978 979#define RXMAC_EN 980#define PORT_STATUS_RXMAC_EN_BOFFSET 3 981#define PORT_STATUS_RXMAC_EN_BLEN 1 982#define PORT_STATUS_RXMAC_EN_FLAG HSL_RW 983 984#define TXMAC_EN 985#define PORT_STATUS_TXMAC_EN_BOFFSET 2 986#define PORT_STATUS_TXMAC_EN_BLEN 1 987#define PORT_STATUS_TXMAC_EN_FLAG HSL_RW 988 989#define SPEED_MODE 990#define PORT_STATUS_SPEED_MODE_BOFFSET 0 991#define PORT_STATUS_SPEED_MODE_BLEN 2 992#define PORT_STATUS_SPEED_MODE_FLAG HSL_RW 993 994 995 996 997 /* Header Ctl Register */ 998#define HEADER_CTL 999#define HEADER_CTL_OFFSET 0x0098 1000#define HEADER_CTL_E_LENGTH 4 1001#define HEADER_CTL_E_OFFSET 0x0004 1002#define HEADER_CTL_NR_E 1 1003 1004#define TYPE_LEN 1005#define HEADER_CTL_TYPE_LEN_BOFFSET 16 1006#define HEADER_CTL_TYPE_LEN_BLEN 1 1007#define HEADER_CTL_TYPE_LEN_FLAG HSL_RW 1008 1009#define TYPE_VAL 1010#define HEADER_CTL_TYPE_VAL_BOFFSET 0 1011#define HEADER_CTL_TYPE_VAL_BLEN 16 1012#define HEADER_CTL_TYPE_VAL_FLAG HSL_RW 1013 1014 1015 1016 1017 /* Port Header Ctl Register */ 1018#define PORT_HDR_CTL 1019#define PORT_HDR_CTL_OFFSET 0x009c 1020#define PORT_HDR_CTL_E_LENGTH 4 1021#define PORT_HDR_CTL_E_OFFSET 0x0004 1022#define PORT_HDR_CTL_NR_E 7 1023 1024#define IPG_DEC_EN 1025#define PORT_HDR_CTL_IPG_DEC_EN_BOFFSET 5 1026#define PORT_HDR_CTL_IPG_DEC_EN_BLEN 1 1027#define PORT_HDR_CTL_IPG_DEC_EN_FLAG HSL_RW 1028 1029#define LOOPBACK_EN 1030#define PORT_HDR_CTL_LOOPBACK_EN_BOFFSET 4 1031#define PORT_HDR_CTL_LOOPBACK_EN_BLEN 1 1032#define PORT_HDR_CTL_LOOPBACK_EN_FLAG HSL_RW 1033 1034#define RXHDR_MODE 1035#define PORT_HDR_CTL_RXHDR_MODE_BOFFSET 2 1036#define PORT_HDR_CTL_RXHDR_MODE_BLEN 2 1037#define PORT_HDR_CTL_RXHDR_MODE_FLAG HSL_RW 1038 1039#define TXHDR_MODE 1040#define PORT_HDR_CTL_TXHDR_MODE_BOFFSET 0 1041#define PORT_HDR_CTL_TXHDR_MODE_BLEN 2 1042#define PORT_HDR_CTL_TXHDR_MODE_FLAG HSL_RW 1043 1044 1045 1046 1047 /* EEE control Register */ 1048#define EEE_CTL 1049#define EEE_CTL_OFFSET 0x0100 1050#define EEE_CTL_E_LENGTH 4 1051#define EEE_CTL_E_OFFSET 0 1052#define EEE_CTL_NR_E 1 1053 1054#define LPI_STATE_REMAP_EN_5 1055#define EEE_CTL_LPI_STATE_REMAP_EN_5_BOFFSET 13 1056#define EEE_CTL_LPI_STATE_REMAP_EN_5_BLEN 1 1057#define EEE_CTL_LPI_STATE_REMAP_EN_5_FLAG HSL_RW 1058 1059#define LPI_EN_5 1060#define EEE_CTL_LPI_EN_5_BOFFSET 12 1061#define EEE_CTL_LPI_EN_5_BLEN 1 1062#define EEE_CTL_LPI_EN_5_FLAG HSL_RW 1063 1064#define LPI_STATE_REMAP_EN_4 1065#define EEE_CTL_LPI_STATE_REMAP_EN_4_BOFFSET 11 1066#define EEE_CTL_LPI_STATE_REMAP_EN_4_BLEN 1 1067#define EEE_CTL_LPI_STATE_REMAP_EN_4_FLAG HSL_RW 1068 1069#define LPI_EN_4 1070#define EEE_CTL_LPI_EN_4_BOFFSET 10 1071#define EEE_CTL_LPI_EN_4_BLEN 1 1072#define EEE_CTL_LPI_EN_4_FLAG HSL_RW 1073 1074#define LPI_STATE_REMAP_EN_3 1075#define EEE_CTL_LPI_STATE_REMAP_EN_3_BOFFSET 9 1076#define EEE_CTL_LPI_STATE_REMAP_EN_3_BLEN 1 1077#define EEE_CTL_LPI_STATE_REMAP_EN_3_FLAG HSL_RW 1078 1079#define LPI_EN_3 1080#define EEE_CTL_LPI_EN_3_BOFFSET 8 1081#define EEE_CTL_LPI_EN_3_BLEN 1 1082#define EEE_CTL_LPI_EN_3_FLAG HSL_RW 1083 1084#define LPI_STATE_REMAP_EN_2 1085#define EEE_CTL_LPI_STATE_REMAP_EN_2_BOFFSET 7 1086#define EEE_CTL_LPI_STATE_REMAP_EN_2_BLEN 1 1087#define EEE_CTL_LPI_STATE_REMAP_EN_2_FLAG HSL_RW 1088 1089#define LPI_EN_2 1090#define EEE_CTL_LPI_EN_2_BOFFSET 6 1091#define EEE_CTL_LPI_EN_2_BLEN 1 1092#define EEE_CTL_LPI_EN_2_FLAG HSL_RW 1093 1094#define LPI_STATE_REMAP_EN_1 1095#define EEE_CTL_LPI_STATE_REMAP_EN_1_BOFFSET 5 1096#define EEE_CTL_LPI_STATE_REMAP_EN_1_BLEN 1 1097#define EEE_CTL_LPI_STATE_REMAP_EN_1_FLAG HSL_RW 1098 1099#define LPI_EN_1 1100#define EEE_CTL_LPI_EN_1_BOFFSET 4 1101#define EEE_CTL_LPI_EN_1_BLEN 1 1102#define EEE_CTL_LPI_EN_1_FLAG HSL_RW 1103 1104 1105 1106 1107 /* Frame Ack Ctl0 Register */ 1108#define FRAME_ACK_CTL0 1109#define FRAME_ACK_CTL0_OFFSET 0x0210 1110#define FRAME_ACK_CTL0_E_LENGTH 4 1111#define FRAME_ACK_CTL0_E_OFFSET 0 1112#define FRAME_ACK_CTL0_NR_E 1 1113 1114#define ARP_REQ_EN 1115#define FRAME_ACK_CTL0_ARP_REQ_EN_BOFFSET 6 1116#define FRAME_ACK_CTL0_ARP_REQ_EN_BLEN 1 1117#define FRAME_ACK_CTL0_ARP_REQ_EN_FLAG HSL_RW 1118 1119#define ARP_REP_EN 1120#define FRAME_ACK_CTL0_ARP_REP_EN_BOFFSET 5 1121#define FRAME_ACK_CTL0_ARP_REP_EN_BLEN 1 1122#define FRAME_ACK_CTL0_ARP_REP_EN_FLAG HSL_RW 1123 1124#define DHCP_EN 1125#define FRAME_ACK_CTL0_DHCP_EN_BOFFSET 4 1126#define FRAME_ACK_CTL0_DHCP_EN_BLEN 1 1127#define FRAME_ACK_CTL0_DHCP_EN_FLAG HSL_RW 1128 1129#define EAPOL_EN 1130#define FRAME_ACK_CTL0_EAPOL_EN_BOFFSET 3 1131#define FRAME_ACK_CTL0_EAPOL_EN_BLEN 1 1132#define FRAME_ACK_CTL0_EAPOL_EN_FLAG HSL_RW 1133 1134#define LEAVE_EN 1135#define FRAME_ACK_CTL0_LEAVE_EN_BOFFSET 2 1136#define FRAME_ACK_CTL0_LEAVE_EN_BLEN 1 1137#define FRAME_ACK_CTL0_LEAVE_EN_FLAG HSL_RW 1138 1139#define JOIN_EN 1140#define FRAME_ACK_CTL0_JOIN_EN_BOFFSET 1 1141#define FRAME_ACK_CTL0_JOIN_EN_BLEN 1 1142#define FRAME_ACK_CTL0_JOIN_EN_FLAG HSL_RW 1143 1144#define IGMP_MLD_EN 1145#define FRAME_ACK_CTL0_IGMP_MLD_EN_BOFFSET 0 1146#define FRAME_ACK_CTL0_IGMP_MLD_EN_BLEN 1 1147#define FRAME_ACK_CTL0_IGMP_MLD_EN_FLAG HSL_RW 1148 1149 1150 1151 1152 /* Frame Ack Ctl1 Register */ 1153#define FRAME_ACK_CTL1 1154#define FRAME_ACK_CTL1_OFFSET 0x0214 1155#define FRAME_ACK_CTL1_E_LENGTH 4 1156#define FRAME_ACK_CTL1_E_OFFSET 0 1157#define FRAME_ACK_CTL1_NR_E 1 1158 1159#define PPPOE_EN 1160#define FRAME_ACK_CTL1_PPPOE_EN_BOFFSET 25 1161#define FRAME_ACK_CTL1_PPPOE_EN_BLEN 1 1162#define FRAME_ACK_CTL1_PPPOE_EN_FLAG HSL_RW 1163 1164#define IGMP_V3_EN 1165#define FRAME_ACK_CTL1_IGMP_V3_EN_BOFFSET 24 1166#define FRAME_ACK_CTL1_IGMP_V3_EN_BLEN 1 1167#define FRAME_ACK_CTL1_IGMP_V3_EN_FLAG HSL_RW 1168 1169 1170 1171 1172 /* Window Rule Ctl0 Register */ 1173#define WIN_RULE_CTL0 1174#define WIN_RULE_CTL0_OFFSET 0x0218 1175#define WIN_RULE_CTL0_E_LENGTH 4 1176#define WIN_RULE_CTL0_E_OFFSET 0x4 1177#define WIN_RULE_CTL0_NR_E 7 1178 1179#define L4_LENGTH 1180#define WIN_RULE_CTL0_L4_LENGTH_BOFFSET 24 1181#define WIN_RULE_CTL0_L4_LENGTH_BLEN 4 1182#define WIN_RULE_CTL0_L4_LENGTH_FLAG HSL_RW 1183 1184#define L3_LENGTH 1185#define WIN_RULE_CTL0_L3_LENGTH_BOFFSET 20 1186#define WIN_RULE_CTL0_L3_LENGTH_BLEN 4 1187#define WIN_RULE_CTL0_L3_LENGTH_FLAG HSL_RW 1188 1189#define L2_LENGTH 1190#define WIN_RULE_CTL0_L2_LENGTH_BOFFSET 16 1191#define WIN_RULE_CTL0_L2_LENGTH_BLEN 4 1192#define WIN_RULE_CTL0_L2_LENGTH_FLAG HSL_RW 1193 1194#define L4_OFFSET 1195#define WIN_RULE_CTL0_L4_OFFSET_BOFFSET 10 1196#define WIN_RULE_CTL0_L4_OFFSET_BLEN 5 1197#define WIN_RULE_CTL0_L4_OFFSET_FLAG HSL_RW 1198 1199#define L3_OFFSET 1200#define WIN_RULE_CTL0_L3_OFFSET_BOFFSET 5 1201#define WIN_RULE_CTL0_L3_OFFSET_BLEN 5 1202#define WIN_RULE_CTL0_L3_OFFSET_FLAG HSL_RW 1203 1204#define L2_OFFSET 1205#define WIN_RULE_CTL0_L2_OFFSET_BOFFSET 0 1206#define WIN_RULE_CTL0_L2_OFFSET_BLEN 5 1207#define WIN_RULE_CTL0_L2_OFFSET_FLAG HSL_RW 1208 1209 1210 1211 1212 /* Window Rule Ctl1 Register */ 1213#define WIN_RULE_CTL1 1214#define WIN_RULE_CTL1_OFFSET 0x0234 1215#define WIN_RULE_CTL1_E_LENGTH 4 1216#define WIN_RULE_CTL1_E_OFFSET 0x4 1217#define WIN_RULE_CTL1_NR_E 7 1218 1219#define L3P_LENGTH 1220#define WIN_RULE_CTL1_L3P_LENGTH_BOFFSET 20 1221#define WIN_RULE_CTL1_L3P_LENGTH_BLEN 4 1222#define WIN_RULE_CTL1_L3P_LENGTH_FLAG HSL_RW 1223 1224#define L2S_LENGTH 1225#define WIN_RULE_CTL1_L2S_LENGTH_BOFFSET 16 1226#define WIN_RULE_CTL1_L2S_LENGTH_BLEN 4 1227#define WIN_RULE_CTL1_L2S_LENGTH_FLAG HSL_RW 1228 1229#define L3P_OFFSET 1230#define WIN_RULE_CTL1_L3P_OFFSET_BOFFSET 5 1231#define WIN_RULE_CTL1_L3P_OFFSET_BLEN 5 1232#define WIN_RULE_CTL1_L3P_OFFSET_FLAG HSL_RW 1233 1234#define L2S_OFFSET 1235#define WIN_RULE_CTL1_L2S_OFFSET_BOFFSET 0 1236#define WIN_RULE_CTL1_L2S_OFFSET_BLEN 5 1237#define WIN_RULE_CTL1_L2S_OFFSET_FLAG HSL_RW 1238 1239 1240 1241 1242 /* Trunk Hash Mode Register */ 1243#define TRUNK_HASH_MODE 1244#define TRUNK_HASH_MODE_OFFSET 0x0270 1245#define TRUNK_HASH_MODE_E_LENGTH 4 1246#define TRUNK_HASH_MODE_E_OFFSET 0x4 1247#define TRUNK_HASH_MODE_NR_E 1 1248 1249#define SIP_EN 1250#define TRUNK_HASH_MODE_SIP_EN_BOFFSET 3 1251#define TRUNK_HASH_MODE_SIP_EN_BLEN 1 1252#define TRUNK_HASH_MODE_SIP_EN_FLAG HSL_RW 1253 1254#define DIP_EN 1255#define TRUNK_HASH_MODE_DIP_EN_BOFFSET 2 1256#define TRUNK_HASH_MODE_DIP_EN_BLEN 1 1257#define TRUNK_HASH_MODE_DIP_EN_FLAG HSL_RW 1258 1259#define SA_EN 1260#define TRUNK_HASH_MODE_SA_EN_BOFFSET 1 1261#define TRUNK_HASH_MODE_SA_EN_BLEN 1 1262#define TRUNK_HASH_MODE_SA_EN_FLAG HSL_RW 1263 1264#define DA_EN 1265#define TRUNK_HASH_MODE_DA_EN_BOFFSET 0 1266#define TRUNK_HASH_MODE_DA_EN_BLEN 1 1267#define TRUNK_HASH_MODE_DA_EN_FLAG HSL_RW 1268 1269 1270 1271 1272 /* Vlan Table Function0 Register */ 1273#define VLAN_TABLE_FUNC0 1274#define VLAN_TABLE_FUNC0_OFFSET 0x0610 1275#define VLAN_TABLE_FUNC0_E_LENGTH 4 1276#define VLAN_TABLE_FUNC0_E_OFFSET 0 1277#define VLAN_TABLE_FUNC0_NR_E 1 1278 1279#define VT_VALID 1280#define VLAN_TABLE_FUNC0_VT_VALID_BOFFSET 20 1281#define VLAN_TABLE_FUNC0_VT_VALID_BLEN 1 1282#define VLAN_TABLE_FUNC0_VT_VALID_FLAG HSL_RW 1283 1284#define IVL_EN 1285#define VLAN_TABLE_FUNC0_IVL_EN_BOFFSET 19 1286#define VLAN_TABLE_FUNC0_IVL_EN_BLEN 1 1287#define VLAN_TABLE_FUNC0_IVL_EN_FLAG HSL_RW 1288 1289#define LEARN_DIS 1290#define VLAN_TABLE_FUNC0_LEARN_DIS_BOFFSET 18 1291#define VLAN_TABLE_FUNC0_LEARN_DIS_BLEN 1 1292#define VLAN_TABLE_FUNC0_LEARN_DIS_FLAG HSL_RW 1293 1294#define VID_MEM 1295#define VLAN_TABLE_FUNC0_VID_MEM_BOFFSET 4 1296#define VLAN_TABLE_FUNC0_VID_MEM_BLEN 14 1297#define VLAN_TABLE_FUNC0_VID_MEM_FLAG HSL_RW 1298 1299#define VT_PRI_EN 1300#define VLAN_TABLE_FUNC0_VT_PRI_EN_BOFFSET 3 1301#define VLAN_TABLE_FUNC0_VT_PRI_EN_BLEN 1 1302#define VLAN_TABLE_FUNC0_VT_PRI_EN_FLAG HSL_RW 1303 1304#define VT_PRI 1305#define VLAN_TABLE_FUNC0_VT_PRI_BOFFSET 0 1306#define VLAN_TABLE_FUNC0_VT_PRI_BLEN 3 1307#define VLAN_TABLE_FUNC0_VT_PRI_FLAG HSL_RW 1308 1309 /* Vlan Table Function1 Register */ 1310#define VLAN_TABLE_FUNC1 1311#define VLAN_TABLE_FUNC1_OFFSET 0x0614 1312#define VLAN_TABLE_FUNC1_E_LENGTH 4 1313#define VLAN_TABLE_FUNC1_E_OFFSET 0 1314#define VLAN_TABLE_FUNC1_NR_E 1 1315 1316#define VT_BUSY 1317#define VLAN_TABLE_FUNC1_VT_BUSY_BOFFSET 31 1318#define VLAN_TABLE_FUNC1_VT_BUSY_BLEN 1 1319#define VLAN_TABLE_FUNC1_VT_BUSY_FLAG HSL_RW 1320 1321#define VLAN_ID 1322#define VLAN_TABLE_FUNC1_VLAN_ID_BOFFSET 16 1323#define VLAN_TABLE_FUNC1_VLAN_ID_BLEN 12 1324#define VLAN_TABLE_FUNC1_VLAN_ID_FLAG HSL_RW 1325 1326#define VT_PORT_NUM 1327#define VLAN_TABLE_FUNC1_VT_PORT_NUM_BOFFSET 8 1328#define VLAN_TABLE_FUNC1_VT_PORT_NUM_BLEN 4 1329#define VLAN_TABLE_FUNC1_VT_PORT_NUM_FLAG HSL_RW 1330 1331#define VT_FULL_VIO 1332#define VLAN_TABLE_FUNC1_VT_FULL_VIO_BOFFSET 4 1333#define VLAN_TABLE_FUNC1_VT_FULL_VIO_BLEN 1 1334#define VLAN_TABLE_FUNC1_VT_FULL_VIO_FLAG HSL_RW 1335 1336#define VT_FUNC 1337#define VLAN_TABLE_FUNC1_VT_FUNC_BOFFSET 0 1338#define VLAN_TABLE_FUNC1_VT_FUNC_BLEN 3 1339#define VLAN_TABLE_FUNC1_VT_FUNC_FLAG HSL_RW 1340 1341 1342 1343 1344 /* Address Table Function0 Register */ 1345#define ADDR_TABLE_FUNC0 1346#define ADDR_TABLE_FUNC0_OFFSET 0x0600 1347#define ADDR_TABLE_FUNC0_E_LENGTH 4 1348#define ADDR_TABLE_FUNC0_E_OFFSET 0 1349#define ADDR_TABLE_FUNC0_NR_E 1 1350 1351 1352#define AT_ADDR_BYTE2 1353#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE2_BOFFSET 24 1354#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE2_BLEN 8 1355#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE2_FLAG HSL_RW 1356 1357#define AT_ADDR_BYTE3 1358#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE3_BOFFSET 16 1359#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE3_BLEN 8 1360#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE3_FLAG HSL_RW 1361 1362#define AT_ADDR_BYTE4 1363#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE4_BOFFSET 8 1364#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE4_BLEN 8 1365#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE4_FLAG HSL_RW 1366 1367#define AT_ADDR_BYTE5 1368#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE5_BOFFSET 0 1369#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE5_BLEN 8 1370#define ADDR_TABLE_FUNC0_AT_ADDR_BYTE5_FLAG HSL_RW 1371 1372 /* Address Table Function1 Register */ 1373#define ADDR_TABLE_FUNC1 1374#define ADDR_TABLE_FUNC1_OFFSET 0x0604 1375#define ADDR_TABLE_FUNC1_E_LENGTH 4 1376#define ADDR_TABLE_FUNC1_E_OFFSET 0 1377#define ADDR_TABLE_FUNC1_NR_E 1 1378 1379#define SA_DROP_EN 1380#define ADDR_TABLE_FUNC1_SA_DROP_EN_BOFFSET 30 1381#define ADDR_TABLE_FUNC1_SA_DROP_EN_BLEN 1 1382#define ADDR_TABLE_FUNC1_SA_DROP_EN_FLAG HSL_RW 1383 1384#define MIRROR_EN 1385#define ADDR_TABLE_FUNC1_MIRROR_EN_BOFFSET 29 1386#define ADDR_TABLE_FUNC1_MIRROR_EN_BLEN 1 1387#define ADDR_TABLE_FUNC1_MIRROR_EN_FLAG HSL_RW 1388 1389#define AT_PRI_EN 1390#define ADDR_TABLE_FUNC1_AT_PRI_EN_BOFFSET 28 1391#define ADDR_TABLE_FUNC1_AT_PRI_EN_BLEN 1 1392#define ADDR_TABLE_FUNC1_AT_PRI_EN_FLAG HSL_RW 1393 1394#define AT_SVL_EN 1395#define ADDR_TABLE_FUNC1_AT_SVL_EN_BOFFSET 27 1396#define ADDR_TABLE_FUNC1_AT_SVL_EN_BLEN 1 1397#define ADDR_TABLE_FUNC1_AT_SVL_EN_FLAG HSL_RW 1398 1399#define AT_PRI 1400#define ADDR_TABLE_FUNC1_AT_PRI_BOFFSET 24 1401#define ADDR_TABLE_FUNC1_AT_PRI_BLEN 3 1402#define ADDR_TABLE_FUNC1_AT_PRI_FLAG HSL_RW 1403 1404#define CROSS_PT 1405#define ADDR_TABLE_FUNC1_CROSS_PT_BOFFSET 23 1406#define ADDR_TABLE_FUNC1_CROSS_PT_BLEN 1 1407#define ADDR_TABLE_FUNC1_CROSS_PT_FLAG HSL_RW 1408 1409#define DES_PORT 1410#define ADDR_TABLE_FUNC1_DES_PORT_BOFFSET 16 1411#define ADDR_TABLE_FUNC1_DES_PORT_BLEN 7 1412#define ADDR_TABLE_FUNC1_DES_PORT_FLAG HSL_RW 1413 1414#define AT_ADDR_BYTE0 1415#define ADDR_TABLE_FUNC1_AT_ADDR_BYTE0_BOFFSET 8 1416#define ADDR_TABLE_FUNC1_AT_ADDR_BYTE0_BLEN 8 1417#define ADDR_TABLE_FUNC1_AT_ADDR_BYTE0_FLAG HSL_RW 1418 1419#define AT_ADDR_BYTE1 1420#define ADDR_TABLE_FUNC1_AT_ADDR_BYTE1_BOFFSET 0 1421#define ADDR_TABLE_FUNC1_AT_ADDR_BYTE1_BLEN 8 1422#define ADDR_TABLE_FUNC1_AT_ADDR_BYTE1_FLAG HSL_RW 1423 1424 /* Address Table Function2 Register */ 1425#define ADDR_TABLE_FUNC2 1426#define ADDR_TABLE_FUNC2_OFFSET 0x0608 1427#define ADDR_TABLE_FUNC2_E_LENGTH 4 1428#define ADDR_TABLE_FUNC2_E_OFFSET 0 1429#define ADDR_TABLE_FUNC2_NR_E 1 1430 1431#define WL_EN 1432#define ADDR_TABLE_FUNC2_WL_EN_BOFFSET 20 1433#define ADDR_TABLE_FUNC2_WL_EN_BLEN 1 1434#define ADDR_TABLE_FUNC2_WL_EN_FLAG HSL_RW 1435 1436#define AT_VID 1437#define ADDR_TABLE_FUNC2_AT_VID_BOFFSET 8 1438#define ADDR_TABLE_FUNC2_AT_VID_BLEN 12 1439#define ADDR_TABLE_FUNC2_AT_VID_FLAG HSL_RW 1440 1441#define SHORT_LOOP 1442#define ADDR_TABLE_FUNC2_SHORT_LOOP_BOFFSET 7 1443#define ADDR_TABLE_FUNC2_SHORT_LOOP_BLEN 1 1444#define ADDR_TABLE_FUNC2_SHORT_LOOP_FLAG HSL_RW 1445 1446#define COPY_TO_CPU 1447#define ADDR_TABLE_FUNC2_COPY_TO_CPU_BOFFSET 6 1448#define ADDR_TABLE_FUNC2_COPY_TO_CPU_BLEN 1 1449#define ADDR_TABLE_FUNC2_COPY_TO_CPU_FLAG HSL_RW 1450 1451#define REDRCT_TO_CPU 1452#define ADDR_TABLE_FUNC2_REDRCT_TO_CPU_BOFFSET 5 1453#define ADDR_TABLE_FUNC2_REDRCT_TO_CPU_BLEN 1 1454#define ADDR_TABLE_FUNC2_REDRCT_TO_CPU_FLAG HSL_RW 1455 1456#define LEAKY_EN 1457#define ADDR_TABLE_FUNC2_LEAKY_EN_BOFFSET 4 1458#define ADDR_TABLE_FUNC2_LEAKY_EN_BLEN 1 1459#define ADDR_TABLE_FUNC2_LEAKY_EN_FLAG HSL_RW 1460 1461#define AT_STATUS 1462#define ADDR_TABLE_FUNC2_AT_STATUS_BOFFSET 0 1463#define ADDR_TABLE_FUNC2_AT_STATUS_BLEN 4 1464#define ADDR_TABLE_FUNC2_AT_STATUS_FLAG HSL_RW 1465 1466 /* Address Table Function3 Register */ 1467#define ADDR_TABLE_FUNC3 1468#define ADDR_TABLE_FUNC3_OFFSET 0x060c 1469#define ADDR_TABLE_FUNC3_E_LENGTH 4 1470#define ADDR_TABLE_FUNC3_E_OFFSET 0 1471#define ADDR_TABLE_FUNC3_NR_E 1 1472 1473#define AT_BUSY 1474#define ADDR_TABLE_FUNC3_AT_BUSY_BOFFSET 31 1475#define ADDR_TABLE_FUNC3_AT_BUSY_BLEN 1 1476#define ADDR_TABLE_FUNC3_AT_BUSY_FLAG HSL_RW 1477 1478#define NEW_PORT_NUM 1479#define ADDR_TABLE_FUNC3_NEW_PORT_NUM_BOFFSET 22 1480#define ADDR_TABLE_FUNC3_NEW_PORT_NUM_BLEN 3 1481#define ADDR_TABLE_FUNC3_NEW_PORT_NUM_FLAG HSL_RW 1482 1483#define AT_INDEX 1484#define ADDR_TABLE_FUNC3_AT_INDEX_BOFFSET 16 1485#define ADDR_TABLE_FUNC3_AT_INDEX_BLEN 5 1486#define ADDR_TABLE_FUNC3_AT_INDEX_FLAG HSL_RW 1487 1488#define AT_VID_EN 1489#define ADDR_TABLE_FUNC3_AT_VID_EN_BOFFSET 15 1490#define ADDR_TABLE_FUNC3_AT_VID_EN_BLEN 1 1491#define ADDR_TABLE_FUNC3_AT_VID_EN_FLAG HSL_RW 1492 1493#define AT_PORT_EN 1494#define ADDR_TABLE_FUNC3_AT_PORT_EN_BOFFSET 14 1495#define ADDR_TABLE_FUNC3_AT_PORT_EN_BLEN 1 1496#define ADDR_TABLE_FUNC3_AT_PORT_EN_FLAG HSL_RW 1497 1498#define AT_MULTI_EN 1499#define ADDR_TABLE_FUNC3_AT_MULTI_EN_BOFFSET 13 1500#define ADDR_TABLE_FUNC3_AT_MULTI_EN_BLEN 1 1501#define ADDR_TABLE_FUNC3_AT_MULTI_EN_FLAG HSL_RW 1502 1503#define AT_FULL_VIO 1504#define ADDR_TABLE_FUNC3_AT_FULL_VIO_BOFFSET 12 1505#define ADDR_TABLE_FUNC3_AT_FULL_VIO_BLEN 1 1506#define ADDR_TABLE_FUNC3_AT_FULL_VIO_FLAG HSL_RW 1507 1508#define AT_PORT_NUM 1509#define ADDR_TABLE_FUNC3_AT_PORT_NUM_BOFFSET 8 1510#define ADDR_TABLE_FUNC3_AT_PORT_NUM_BLEN 4 1511#define ADDR_TABLE_FUNC3_AT_PORT_NUM_FLAG HSL_RW 1512 1513#define FLUSH_ST_EN 1514#define ADDR_TABLE_FUNC3_FLUSH_ST_EN_BOFFSET 4 1515#define ADDR_TABLE_FUNC3_FLUSH_ST_EN_BLEN 1 1516#define ADDR_TABLE_FUNC3_FLUSH_ST_EN_FLAG HSL_RW 1517 1518#define AT_FUNC 1519#define ADDR_TABLE_FUNC3_AT_FUNC_BOFFSET 0 1520#define ADDR_TABLE_FUNC3_AT_FUNC_BLEN 4 1521#define ADDR_TABLE_FUNC3_AT_FUNC_FLAG HSL_RW 1522 1523 1524 1525 1526 /* Reserve Address Table0 Register */ 1527#define RESV_ADDR_TBL0 1528#define RESV_ADDR_TBL0_OFFSET 0x3c000 1529#define RESV_ADDR_TBL0_E_LENGTH 4 1530#define RESV_ADDR_TBL0_E_OFFSET 0 1531#define RESV_ADDR_TBL0_NR_E 1 1532 1533#define RESV_ADDR_BYTE2 1534#define RESV_ADDR_TBL0_RESV_ADDR_BYTE2_BOFFSET 24 1535#define RESV_ADDR_TBL0_RESV_ADDR_BYTE2_BLEN 8 1536#define RESV_ADDR_TBL0_RESV_ADDR_BYTE2_FLAG HSL_RW 1537 1538#define RESV_ADDR_BYTE3 1539#define RESV_ADDR_TBL0_RESV_ADDR_BYTE3_BOFFSET 16 1540#define RESV_ADDR_TBL0_RESV_ADDR_BYTE3_BLEN 8 1541#define RESV_ADDR_TBL0_RESV_ADDR_BYTE3_FLAG HSL_RW 1542 1543#define RESV_ADDR_BYTE4 1544#define RESV_ADDR_TBL0_RESV_ADDR_BYTE4_BOFFSET 8 1545#define RESV_ADDR_TBL0_RESV_ADDR_BYTE4_BLEN 8 1546#define RESV_ADDR_TBL0_RESV_ADDR_BYTE4_FLAG HSL_RW 1547 1548#define RESV_ADDR_BYTE5 1549#define RESV_ADDR_TBL0_RESV_ADDR_BYTE5_BOFFSET 0 1550#define RESV_ADDR_TBL0_RESV_ADDR_BYTE5_BLEN 8 1551#define RESV_ADDR_TBL0_RESV_ADDR_BYTE5_FLAG HSL_RW 1552 1553 /* Reserve Address Table1 Register */ 1554#define RESV_ADDR_TBL1 1555#define RESV_ADDR_TBL1_OFFSET 0x3c004 1556#define RESV_ADDR_TBL1_E_LENGTH 4 1557#define RESV_ADDR_TBL1_E_OFFSET 0 1558#define RESV_ADDR_TBL1_NR_E 1 1559 1560#define RESV_COPY_TO_CPU 1561#define RESV_ADDR_TBL1_RESV_COPY_TO_CPU_BOFFSET 31 1562#define RESV_ADDR_TBL1_RESV_COPY_TO_CPU_BLEN 1 1563#define RESV_ADDR_TBL1_RESV_COPY_TO_CPU_FLAG HSL_RW 1564 1565#define RESV_REDRCT_TO_CPU 1566#define RESV_ADDR_TBL1_RESV_REDRCT_TO_CPU_BOFFSET 30 1567#define RESV_ADDR_TBL1_RESV_REDRCT_TO_CPU_BLEN 1 1568#define RESV_ADDR_TBL1_RESV_REDRCT_TO_CPU_FLAG HSL_RW 1569 1570#define RESV_LEAKY_EN 1571#define RESV_ADDR_TBL1_RESV_LEAKY_EN_BOFFSET 29 1572#define RESV_ADDR_TBL1_RESV_LEAKY_EN_BLEN 1 1573#define RESV_ADDR_TBL1_RESV_LEAKY_EN_FLAG HSL_RW 1574 1575#define RESV_MIRROR_EN 1576#define RESV_ADDR_TBL1_RESV_MIRROR_EN_BOFFSET 28 1577#define RESV_ADDR_TBL1_RESV_MIRROR_EN_BLEN 1 1578#define RESV_ADDR_TBL1_RESV_MIRROR_EN_FLAG HSL_RW 1579 1580#define RESV_PRI_EN 1581#define RESV_ADDR_TBL1_RESV_PRI_EN_BOFFSET 27 1582#define RESV_ADDR_TBL1_RESV_PRI_EN_BLEN 1 1583#define RESV_ADDR_TBL1_RESV_PRI_EN_FLAG HSL_RW 1584 1585#define RESV_PRI 1586#define RESV_ADDR_TBL1_RESV_PRI_BOFFSET 24 1587#define RESV_ADDR_TBL1_RESV_PRI_BLEN 3 1588#define RESV_ADDR_TBL1_RESV_PRI_FLAG HSL_RW 1589 1590#define RESV_CROSS_PT 1591#define RESV_ADDR_TBL1_RESV_CROSS_PT_BOFFSET 23 1592#define RESV_ADDR_TBL1_RESV_CROSS_PT_BLEN 1 1593#define RESV_ADDR_TBL1_RESV_CROSS_PT_FLAG HSL_RW 1594 1595#define RESV_DES_PORT 1596#define RESV_ADDR_TBL1_RESV_DES_PORT_BOFFSET 16 1597#define RESV_ADDR_TBL1_RESV_DES_PORT_BLEN 7 1598#define RESV_ADDR_TBL1_RESV_DES_PORT_FLAG HSL_RW 1599 1600#define RESV_ADDR_BYTE0 1601#define RESV_ADDR_TBL1_RESV_ADDR_BYTE0_BOFFSET 8 1602#define RESV_ADDR_TBL1_RESV_ADDR_BYTE0_BLEN 8 1603#define RESV_ADDR_TBL1_RESV_ADDR_BYTE0_FLAG HSL_RW 1604 1605#define RESV_ADDR_BYTE1 1606#define RESV_ADDR_TBL1_RESV_ADDR_BYTE1_BOFFSET 0 1607#define RESV_ADDR_TBL1_RESV_ADDR_BYTE1_BLEN 8 1608#define RESV_ADDR_TBL1_RESV_ADDR_BYTE1_FLAG HSL_RW 1609 1610 /* Reserve Address Table2 Register */ 1611#define RESV_ADDR_TBL2 1612#define RESV_ADDR_TBL2_OFFSET 0x3c008 1613#define RESV_ADDR_TBL2_E_LENGTH 4 1614#define RESV_ADDR_TBL2_E_OFFSET 0 1615#define RESV_ADDR_TBL2_NR_E 1 1616 1617#define RESV_STATUS 1618#define RESV_ADDR_TBL2_RESV_STATUS_BOFFSET 0 1619#define RESV_ADDR_TBL2_RESV_STATUS_BLEN 1 1620#define RESV_ADDR_TBL2_RESV_STATUS_FLAG HSL_RW 1621 1622 1623 1624 1625 /* Address Table Control Register */ 1626#define ADDR_TABLE_CTL 1627#define ADDR_TABLE_CTL_OFFSET 0x0618 1628#define ADDR_TABLE_CTL_E_LENGTH 4 1629#define ADDR_TABLE_CTL_E_OFFSET 0 1630#define ADDR_TABLE_CTL_NR_E 1 1631 1632#define ARL_INI_EN 1633#define ADDR_TABLE_CTL_ARL_INI_EN_BOFFSET 31 1634#define ADDR_TABLE_CTL_ARL_INI_EN_BLEN 1 1635#define ADDR_TABLE_CTL_ARL_INI_EN_FLAG HSL_RW 1636 1637#define LEARN_CHANGE_EN 1638#define ADDR_TABLE_CTL_LEARN_CHANGE_EN_BOFFSET 30 1639#define ADDR_TABLE_CTL_LEARN_CHANGE_EN_BLEN 1 1640#define ADDR_TABLE_CTL_LEARN_CHANGE_EN_FLAG HSL_RW 1641 1642#define IGMP_JOIN_LEAKY 1643#define ADDR_TABLE_CTL_IGMP_JOIN_LEAKY_BOFFSET 29 1644#define ADDR_TABLE_CTL_IGMP_JOIN_LEAKY_BLEN 1 1645#define ADDR_TABLE_CTL_IGMP_JOIN_LEAKY_FLAG HSL_RW 1646 1647#define IGMP_CREAT_EN 1648#define ADDR_TABLE_CTL_IGMP_CREAT_EN_BOFFSET 28 1649#define ADDR_TABLE_CTL_IGMP_CREAT_EN_BLEN 1 1650#define ADDR_TABLE_CTL_IGMP_CREAT_EN_FLAG HSL_RW 1651 1652#define IGMP_PRI_EN 1653#define ADDR_TABLE_CTL_IGMP_PRI_EN_BOFFSET 27 1654#define ADDR_TABLE_CTL_IGMP_PRI_EN_BLEN 1 1655#define ADDR_TABLE_CTL_IGMP_PRI_EN_FLAG HSL_RW 1656 1657#define IGMP_PRI 1658#define ADDR_TABLE_CTL_IGMP_PRI_BOFFSET 24 1659#define ADDR_TABLE_CTL_IGMP_PRI_BLEN 3 1660#define ADDR_TABLE_CTL_IGMP_PRI_FLAG HSL_RW 1661 1662#define IGMP_JOIN_STATIC 1663#define ADDR_TABLE_CTL_IGMP_JOIN_STATIC_BOFFSET 20 1664#define ADDR_TABLE_CTL_IGMP_JOIN_STATIC_BLEN 4 1665#define ADDR_TABLE_CTL_IGMP_JOIN_STATIC_FLAG HSL_RW 1666 1667#define AGE_EN 1668#define ADDR_TABLE_CTL_AGE_EN_BOFFSET 19 1669#define ADDR_TABLE_CTL_AGE_EN_BLEN 1 1670#define ADDR_TABLE_CTL_AGE_EN_FLAG HSL_RW 1671 1672#define LOOP_CHECK_TIMER 1673#define ADDR_TABLE_CTL_LOOP_CHECK_TIMER_BOFFSET 16 1674#define ADDR_TABLE_CTL_LOOP_CHECK_TIMER_BLEN 3 1675#define ADDR_TABLE_CTL_LOOP_CHECK_TIMER_FLAG HSL_RW 1676 1677#define AGE_TIME 1678#define ADDR_TABLE_CTL_AGE_TIME_BOFFSET 0 1679#define ADDR_TABLE_CTL_AGE_TIME_BLEN 16 1680#define ADDR_TABLE_CTL_AGE_TIME_FLAG HSL_RW 1681 1682 1683 1684 1685 /* Global Forward Control0 Register */ 1686#define FORWARD_CTL0 1687#define FORWARD_CTL0_OFFSET 0x0620 1688#define FORWARD_CTL0_E_LENGTH 4 1689#define FORWARD_CTL0_E_OFFSET 0 1690#define FORWARD_CTL0_NR_E 1 1691 1692#define ARP_CMD 1693#define FORWARD_CTL0_ARP_CMD_BOFFSET 26 1694#define FORWARD_CTL0_ARP_CMD_BLEN 2 1695#define FORWARD_CTL0_ARP_CMD_FLAG HSL_RW 1696 1697#define IP_NOT_FOUND 1698#define FORWARD_CTL0_IP_NOT_FOUND_BOFFSET 24 1699#define FORWARD_CTL0_IP_NOT_FOUND_BLEN 2 1700#define FORWARD_CTL0_IP_NOT_FOUND_FLAG HSL_RW 1701 1702#define ARP_NOT_FOUND 1703#define FORWARD_CTL0_ARP_NOT_FOUND_BOFFSET 22 1704#define FORWARD_CTL0_ARP_NOT_FOUND_BLEN 2 1705#define FORWARD_CTL0_ARP_NOT_FOUND_FLAG HSL_RW 1706 1707#define HASH_MODE 1708#define FORWARD_CTL0_HASH_MODE_BOFFSET 20 1709#define FORWARD_CTL0_HASH_MODE_BLEN 2 1710#define FORWARD_CTL0_HASH_MODE_FLAG HSL_RW 1711 1712#define NAT_NOT_FOUND_DROP 1713#define FORWARD_CTL0_NAT_NOT_FOUND_DROP_BOFFSET 17 1714#define FORWARD_CTL0_NAT_NOT_FOUND_DROP_BLEN 1 1715#define FORWARD_CTL0_NAT_NOT_FOUND_DROP_FLAG HSL_RW 1716 1717#define SP_NOT_FOUND_DROP 1718#define FORWARD_CTL0_SP_NOT_FOUND_DROP_BOFFSET 16 1719#define FORWARD_CTL0_SP_NOT_FOUND_DROP_BLEN 1 1720#define FORWARD_CTL0_SP_NOT_FOUND_DROP_FLAG HSL_RW 1721 1722#define IGMP_LEAVE_DROP 1723#define FORWARD_CTL0_IGMP_LEAVE_DROP_BOFFSET 14 1724#define FORWARD_CTL0_IGMP_LEAVE_DROP_BLEN 1 1725#define FORWARD_CTL0_IGMP_LEAVE_DROP_FLAG HSL_RW 1726 1727#define ARL_UNI_LEAKY 1728#define FORWARD_CTL0_ARL_UNI_LEAKY_BOFFSET 13 1729#define FORWARD_CTL0_ARL_UNI_LEAKY_BLEN 1 1730#define FORWARD_CTL0_ARL_UNI_LEAKY_FLAG HSL_RW 1731 1732#define ARL_MUL_LEAKY 1733#define FORWARD_CTL0_ARL_MUL_LEAKY_BOFFSET 12 1734#define FORWARD_CTL0_ARL_MUL_LEAKY_BLEN 1 1735#define FORWARD_CTL0_ARL_MUL_LEAKY_FLAG HSL_RW 1736 1737#define MANAGE_VID_VIO_DROP_EN 1738#define FORWARD_CTL0_MANAGE_VID_VIO_DROP_EN_BOFFSET 11 1739#define FORWARD_CTL0_MANAGE_VID_VIO_DROP_EN_BLEN 1 1740#define FORWARD_CTL0_MANAGE_VID_VIO_DROP_EN_FLAG HSL_RW 1741 1742#define CPU_PORT_EN 1743#define FORWARD_CTL0_CPU_PORT_EN_BOFFSET 10 1744#define FORWARD_CTL0_CPU_PORT_EN_BLEN 1 1745#define FORWARD_CTL0_CPU_PORT_EN_FLAG HSL_RW 1746 1747#define PPPOE_RDT_EN 1748#define FORWARD_CTL0_PPPOE_RDT_EN_BOFFSET 8 1749#define FORWARD_CTL0_PPPOE_RDT_EN_BLEN 1 1750#define FORWARD_CTL0_PPPOE_RDT_EN_FLAG HSL_RW 1751 1752#define MIRROR_PORT_NUM 1753#define FORWARD_CTL0_MIRROR_PORT_NUM_BOFFSET 4 1754#define FORWARD_CTL0_MIRROR_PORT_NUM_BLEN 4 1755#define FORWARD_CTL0_MIRROR_PORT_NUM_FLAG HSL_RW 1756 1757#define IGMP_COPY_EN 1758#define FORWARD_CTL0_IGMP_COPY_EN_BOFFSET 3 1759#define FORWARD_CTL0_IGMP_COPY_EN_BLEN 1 1760#define FORWARD_CTL0_IGMP_COPY_EN_FLAG HSL_RW 1761 1762#define RIP_CPY_EN 1763#define FORWARD_CTL0_RIP_CPY_EN_BOFFSET 2 1764#define FORWARD_CTL0_RIP_CPY_EN_BLEN 1 1765#define FORWARD_CTL0_RIP_CPY_EN_FLAG HSL_RW 1766 1767#define EAPOL_CMD 1768#define FORWARD_CTL0_EAPOL_CMD_BOFFSET 0 1769#define FORWARD_CTL0_EAPOL_CMD_BLEN 1 1770#define FORWARD_CTL0_EAPOL_CMD_FLAG HSL_RW 1771 1772 /* Global Forward Control1 Register */ 1773#define FORWARD_CTL1 1774#define FORWARD_CTL1_OFFSET 0x0624 1775#define FORWARD_CTL1_E_LENGTH 4 1776#define FORWARD_CTL1_E_OFFSET 0 1777#define FORWARD_CTL1_NR_E 1 1778 1779#define IGMP_DP 1780#define FORWARD_CTL1_IGMP_DP_BOFFSET 24 1781#define FORWARD_CTL1_IGMP_DP_BLEN 7 1782#define FORWARD_CTL1_IGMP_DP_FLAG HSL_RW 1783 1784#define BC_FLOOD_DP 1785#define FORWARD_CTL1_BC_FLOOD_DP_BOFFSET 16 1786#define FORWARD_CTL1_BC_FLOOD_DP_BLEN 7 1787#define FORWARD_CTL1_BC_FLOOD_DP_FLAG HSL_RW 1788 1789#define MUL_FLOOD_DP 1790#define FORWARD_CTL1_MUL_FLOOD_DP_BOFFSET 8 1791#define FORWARD_CTL1_MUL_FLOOD_DP_BLEN 7 1792#define FORWARD_CTL1_MUL_FLOOD_DP_FLAG HSL_RW 1793 1794#define UNI_FLOOD_DP 1795#define FORWARD_CTL1_UNI_FLOOD_DP_BOFFSET 0 1796#define FORWARD_CTL1_UNI_FLOOD_DP_BLEN 7 1797#define FORWARD_CTL1_UNI_FLOOD_DP_FLAG HSL_RW 1798 1799 1800 1801 1802 /* Global Learn Limit Ctl Register */ 1803#define GLOBAL_LEARN_LIMIT_CTL 1804#define GLOBAL_LEARN_LIMIT_CTL_OFFSET 0x0628 1805#define GLOBAL_LEARN_LIMIT_CTL_E_LENGTH 4 1806#define GLOBAL_LEARN_LIMIT_CTL_E_OFFSET 0 1807#define GLOBAL_LEARN_LIMIT_CTL_NR_E 1 1808 1809#define GOL_SA_LEARN_LIMIT_EN 1810#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_LIMIT_EN_BOFFSET 12 1811#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_LIMIT_EN_BLEN 1 1812#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_LIMIT_EN_FLAG HSL_RW 1813 1814#define GOL_SA_LEARN_LIMIT_DROP_EN 1815#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_LIMIT_DROP_EN_BOFFSET 13 1816#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_LIMIT_DROP_EN_BLEN 1 1817#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_LIMIT_DROP_EN_FLAG HSL_RW 1818 1819#define GOL_SA_LEARN_CNT 1820#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_CNT_BOFFSET 0 1821#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_CNT_BLEN 12 1822#define GLOBAL_LEARN_LIMIT_CTL_GOL_SA_LEARN_CNT_FLAG HSL_RW 1823 1824 1825 1826 1827 /* DSCP To Priority Register */ 1828#define DSCP_TO_PRI 1829#define DSCP_TO_PRI_OFFSET 0x0630 1830#define DSCP_TO_PRI_E_LENGTH 4 1831#define DSCP_TO_PRI_E_OFFSET 0x0004 1832#define DSCP_TO_PRI_NR_E 8 1833 1834 1835 1836 1837 /* UP To Priority Register */ 1838#define UP_TO_PRI 1839#define UP_TO_PRI_OFFSET 0x0650 1840#define UP_TO_PRI_E_LENGTH 4 1841#define UP_TO_PRI_E_OFFSET 0x0004 1842#define UP_TO_PRI_NR_E 1 1843 1844 1845 1846 1847 /* Port Lookup control Register */ 1848#define PORT_LOOKUP_CTL 1849#define PORT_LOOKUP_CTL_OFFSET 0x0660 1850#define PORT_LOOKUP_CTL_E_LENGTH 4 1851#define PORT_LOOKUP_CTL_E_OFFSET 0x000c 1852#define PORT_LOOKUP_CTL_NR_E 7 1853 1854#define MULTI_DROP_EN 1855#define PORT_LOOKUP_CTL_MULTI_DROP_EN_BOFFSET 31 1856#define PORT_LOOKUP_CTL_MULTI_DROP_EN_BLEN 1 1857#define PORT_LOOKUP_CTL_MULTI_DROP_EN_FLAG HSL_RW 1858 1859#define UNI_LEAKY_EN 1860#define PORT_LOOKUP_CTL_UNI_LEAKY_EN_BOFFSET 28 1861#define PORT_LOOKUP_CTL_UNI_LEAKY_EN_BLEN 1 1862#define PORT_LOOKUP_CTL_UNI_LEAKY_EN_FLAG HSL_RW 1863 1864#define MUL_LEAKY_EN 1865#define PORT_LOOKUP_CTL_MUL_LEAKY_EN_BOFFSET 27 1866#define PORT_LOOKUP_CTL_MUL_LEAKY_EN_BLEN 1 1867#define PORT_LOOKUP_CTL_MUL_LEAKY_EN_FLAG HSL_RW 1868 1869#define ARP_LEAKY_EN 1870#define PORT_LOOKUP_CTL_ARP_LEAKY_EN_BOFFSET 26 1871#define PORT_LOOKUP_CTL_ARP_LEAKY_EN_BLEN 1 1872#define PORT_LOOKUP_CTL_ARP_LEAKY_EN_FLAG HSL_RW 1873 1874#define ING_MIRROR_EN 1875#define PORT_LOOKUP_CTL_ING_MIRROR_EN_BOFFSET 25 1876#define PORT_LOOKUP_CTL_ING_MIRROR_EN_BLEN 1 1877#define PORT_LOOKUP_CTL_ING_MIRROR_EN_FLAG HSL_RW 1878 1879#define PORT_LOOP_BACK 1880#define PORT_LOOKUP_CTL_PORT_LOOP_BACK_BOFFSET 21 1881#define PORT_LOOKUP_CTL_PORT_LOOP_BACK_BLEN 1 1882#define PORT_LOOKUP_CTL_PORT_LOOP_BACK_FLAG HSL_RW 1883 1884#define LEARN_EN 1885#define PORT_LOOKUP_CTL_LEARN_EN_BOFFSET 20 1886#define PORT_LOOKUP_CTL_LEARN_EN_BLEN 1 1887#define PORT_LOOKUP_CTL_LEARN_EN_FLAG HSL_RW 1888 1889#define PORT_STATE 1890#define PORT_LOOKUP_CTL_PORT_STATE_BOFFSET 16 1891#define PORT_LOOKUP_CTL_PORT_STATE_BLEN 3 1892#define PORT_LOOKUP_CTL_PORT_STATE_FLAG HSL_RW 1893 1894#define FORCE_PVLAN 1895#define PORT_LOOKUP_CTL_FORCE_PVLAN_BOFFSET 10 1896#define PORT_LOOKUP_CTL_FORCE_PVLAN_BLEN 1 1897#define PORT_LOOKUP_CTL_FORCE_PVLAN_FLAG HSL_RW 1898 1899#define DOT1Q_MODE 1900#define PORT_LOOKUP_CTL_DOT1Q_MODE_BOFFSET 8 1901#define PORT_LOOKUP_CTL_DOT1Q_MODE_BLEN 2 1902#define PORT_LOOKUP_CTL_DOT1Q_MODE_FLAG HSL_RW 1903 1904#define PORT_VID_MEM 1905#define PORT_LOOKUP_CTL_PORT_VID_MEM_BOFFSET 0 1906#define PORT_LOOKUP_CTL_PORT_VID_MEM_BLEN 7 1907#define PORT_LOOKUP_CTL_PORT_VID_MEM_FLAG HSL_RW 1908 1909 1910 1911 1912 /* Priority Control Register */ 1913#define PRI_CTL 1914#define PRI_CTL_OFFSET 0x0664 1915#define PRI_CTL_E_LENGTH 4 1916#define PRI_CTL_E_OFFSET 0x000c 1917#define PRI_CTL_NR_E 7 1918 1919#define EG_MAC_BASE_VLAN_EN 1920#define PRI_CTL_EG_MAC_BASE_VLAN_EN_BOFFSET 20 1921#define PRI_CTL_EG_MAC_BASE_VLAN_EN_BLEN 1 1922#define PRI_CTL_EG_MAC_BASE_VLAN_EN_FLAG HSL_RW 1923 1924#define DA_PRI_EN 1925#define PRI_CTL_DA_PRI_EN_BOFFSET 18 1926#define PRI_CTL_DA_PRI_EN_BLEN 1 1927#define PRI_CTL_DA_PRI_EN_FLAG HSL_RW 1928 1929#define VLAN_PRI_EN 1930#define PRI_CTL_VLAN_PRI_EN_BOFFSET 17 1931#define PRI_CTL_VLAN_PRI_EN_BLEN 1 1932#define PRI_CTL_VLAN_PRI_EN_FLAG HSL_RW 1933 1934#define IP_PRI_EN 1935#define PRI_CTL_IP_PRI_EN_BOFFSET 16 1936#define PRI_CTL_IP_PRI_EN_BLEN 1 1937#define PRI_CTL_IP_PRI_EN_FLAG HSL_RW 1938 1939#define DA_PRI_SEL 1940#define PRI_CTL_DA_PRI_SEL_BOFFSET 6 1941#define PRI_CTL_DA_PRI_SEL_BLEN 2 1942#define PRI_CTL_DA_PRI_SEL_FLAG HSL_RW 1943 1944#define VLAN_PRI_SEL 1945#define PRI_CTL_VLAN_PRI_SEL_BOFFSET 4 1946#define PRI_CTL_VLAN_PRI_SEL_BLEN 2 1947#define PRI_CTL_VLAN_PRI_SEL_FLAG HSL_RW 1948 1949#define IP_PRI_SEL 1950#define PRI_CTL_IP_PRI_SEL_BOFFSET 2 1951#define PRI_CTL_IP_PRI_SEL_BLEN 2 1952#define PRI_CTL_IP_PRI_SEL_FLAG HSL_RW 1953 1954 1955 1956 /* Port Learn Limit Ctl Register */ 1957#define PORT_LEARN_LIMIT_CTL 1958#define PORT_LEARN_LIMIT_CTL_OFFSET 0x0668 1959#define PORT_LEARN_LIMIT_CTL_E_LENGTH 4 1960#define PORT_LEARN_LIMIT_CTL_E_OFFSET 0x000c 1961#define PORT_LEARN_LIMIT_CTL_NR_E 7 1962 1963#define IGMP_JOIN_LIMIT_DROP_EN 1964#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_LIMIT_DROP_EN_BOFFSET 29 1965#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_LIMIT_DROP_EN_BLEN 1 1966#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_LIMIT_DROP_EN_FLAG HSL_RW 1967 1968#define SA_LEARN_LIMIT_DROP_EN 1969#define PORT_LEARN_LIMIT_CTL_SA_LEARN_LIMIT_DROP_EN_BOFFSET 28 1970#define PORT_LEARN_LIMIT_CTL_SA_LEARN_LIMIT_DROP_EN_BLEN 1 1971#define PORT_LEARN_LIMIT_CTL_SA_LEARN_LIMIT_DROP_EN_FLAG HSL_RW 1972 1973#define IGMP_JOIN_LIMIT_EN 1974#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_LIMIT_EN_BOFFSET 27 1975#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_LIMIT_EN_BLEN 1 1976#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_LIMIT_EN_FLAG HSL_RW 1977 1978#define IGMP_JOIN_CNT 1979#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_CNT_BOFFSET 16 1980#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_CNT_BLEN 11 1981#define PORT_LEARN_LIMIT_CTL_IGMP_JOIN_CNT_FLAG HSL_RW 1982 1983#define SA_LEARN_STATUS 1984#define PORT_LEARN_LIMIT_CTL_SA_LEARN_STATUS_BOFFSET 12 1985#define PORT_LEARN_LIMIT_CTL_SA_LEARN_STATUS_BLEN 4 1986#define PORT_LEARN_LIMIT_CTL_SA_LEARN_STATUS_FLAG HSL_RW 1987 1988#define SA_LEARN_LIMIT_EN 1989#define PORT_LEARN_LIMIT_CTL_SA_LEARN_LIMIT_EN_BOFFSET 11 1990#define PORT_LEARN_LIMIT_CTL_SA_LEARN_LIMIT_EN_BLEN 1 1991#define PORT_LEARN_LIMIT_CTL_SA_LEARN_LIMIT_EN_FLAG HSL_RW 1992 1993#define SA_LEARN_CNT 1994#define PORT_LEARN_LIMIT_CTL_SA_LEARN_CNT_BOFFSET 0 1995#define PORT_LEARN_LIMIT_CTL_SA_LEARN_CNT_BLEN 11 1996#define PORT_LEARN_LIMIT_CTL_SA_LEARN_CNT_FLAG HSL_RW 1997 1998 1999 2000 /* Global Trunk Ctl0 Register */ 2001#define GOL_TRUNK_CTL0 2002#define GOL_TRUNK_CTL0_OFFSET 0x0700 2003#define GOL_TRUNK_CTL0_E_LENGTH 4 2004#define GOL_TRUNK_CTL0_E_OFFSET 0x4 2005#define GOL_TRUNK_CTL0_NR_E 1 2006 2007 2008 /* Global Trunk Ctl1 Register */ 2009#define GOL_TRUNK_CTL1 2010#define GOL_TRUNK_CTL1_OFFSET 0x0704 2011#define GOL_TRUNK_CTL1_E_LENGTH 4 2012#define GOL_TRUNK_CTL1_E_OFFSET 0x4 2013#define GOL_TRUNK_CTL1_NR_E 2 2014 2015 2016 /* ACL Forward source filter Register */ 2017#define ACL_FWD_SRC_FILTER_CTL0 2018#define ACL_FWD_SRC_FILTER_CTL0_OFFSET 0x0710 2019#define ACL_FWD_SRC_FILTER_CTL0_E_LENGTH 4 2020#define ACL_FWD_SRC_FILTER_CTL0_E_OFFSET 0x4 2021#define ACL_FWD_SRC_FILTER_CTL0_NR_E 3 2022 2023 2024 /* VLAN translation register */ 2025#define VLAN_TRANS 2026#define VLAN_TRANS_OFFSET 0x0418 2027#define VLAN_TRANS_E_LENGTH 4 2028#define VLAN_TRANS_E_OFFSET 0 2029#define VLAN_TRANS_NR_E 7 2030 2031#define EG_FLTR_BYPASS_EN 2032#define VLAN_TRANS_EG_FLTR_BYPASS_EN_BOFFSET 1 2033#define VLAN_TRANS_EG_FLTR_BYPASS_EN_BLEN 1 2034#define VLAN_TRANS_EG_FLTR_BYPASS_EN_FLAG HSL_RW 2035 2036#define NET_ISO 2037#define VLAN_TRANS_NET_ISO_BOFFSET 0 2038#define VLAN_TRANS_NET_ISO_BLEN 1 2039#define VLAN_TRANS_NET_ISO_FLAG HSL_RW 2040 2041 2042 /* Port vlan0 Register */ 2043#define PORT_VLAN0 2044#define PORT_VLAN0_OFFSET 0x0420 2045#define PORT_VLAN0_E_LENGTH 4 2046#define PORT_VLAN0_E_OFFSET 0x0008 2047#define PORT_VLAN0_NR_E 7 2048 2049#define ING_CPRI 2050#define PORT_VLAN0_ING_CPRI_BOFFSET 29 2051#define PORT_VLAN0_ING_CPRI_BLEN 3 2052#define PORT_VLAN0_ING_CPRI_FLAG HSL_RW 2053 2054#define ING_FORCE_CPRI 2055#define PORT_VLAN0_ING_FORCE_CPRI_BOFFSET 28 2056#define PORT_VLAN0_ING_FORCE_CPRI_BLEN 1 2057#define PORT_VLAN0_ING_FORCE_CPRI_FLAG HSL_RW 2058 2059#define DEF_CVID 2060#define PORT_VLAN0_DEF_CVID_BOFFSET 16 2061#define PORT_VLAN0_DEF_CVID_BLEN 12 2062#define PORT_VLAN0_DEF_CVID_FLAG HSL_RW 2063 2064#define ING_SPRI 2065#define PORT_VLAN0_ING_SPRI_BOFFSET 13 2066#define PORT_VLAN0_ING_SPRI_BLEN 3 2067#define PORT_VLAN0_ING_SPRI_FLAG HSL_RW 2068 2069#define ING_FORCE_SPRI 2070#define PORT_VLAN0_ING_FORCE_SPRI_BOFFSET 12 2071#define PORT_VLAN0_ING_FORCE_SPRI_BLEN 1 2072#define PORT_VLAN0_ING_FORCE_SPRI_FLAG HSL_RW 2073 2074#define DEF_SVID 2075#define PORT_VLAN0_DEF_SVID_BOFFSET 0 2076#define PORT_VLAN0_DEF_SVID_BLEN 12 2077#define PORT_VLAN0_DEF_SVID_FLAG HSL_RW 2078 2079 /* Port vlan1 Register */ 2080#define PORT_VLAN1 2081#define PORT_VLAN1_OFFSET 0x0424 2082#define PORT_VLAN1_E_LENGTH 4 2083#define PORT_VLAN1_E_OFFSET 0x0008 2084#define PORT_VLAN1_NR_E 7 2085 2086#define EG_VLAN_MODE 2087#define PORT_VLAN1_EG_VLAN_MODE_BOFFSET 12 2088#define PORT_VLAN1_EG_VLAN_MODE_BLEN 2 2089#define PORT_VLAN1_EG_VLAN_MODE_FLAG HSL_RW 2090 2091#define VLAN_DIS 2092#define PORT_VLAN1_VLAN_DIS_BOFFSET 11 2093#define PORT_VLAN1_VLAN_DIS_BLEN 1 2094#define PORT_VLAN1_VLAN_DIS_FLAG HSL_RW 2095 2096#define SP_CHECK_EN 2097#define PORT_VLAN1_SP_CHECK_EN_BOFFSET 10 2098#define PORT_VLAN1_SP_CHECK_EN_BLEN 1 2099#define PORT_VLAN1_SP_CHECK_EN_FLAG HSL_RW 2100 2101#define COREP_EN 2102#define PORT_VLAN1_COREP_EN_BOFFSET 9 2103#define PORT_VLAN1_COREP_EN_BLEN 1 2104#define PORT_VLAN1_COREP_EN_FLAG HSL_RW 2105 2106#define FORCE_DEF_VID 2107#define PORT_VLAN1_FORCE_DEF_VID_BOFFSET 8 2108#define PORT_VLAN1_FORCE_DEF_VID_BLEN 1 2109#define PORT_VLAN1_FORCE_DEF_VID_FLAG HSL_RW 2110 2111#define TLS_EN 2112#define PORT_VLAN1_TLS_EN_BOFFSET 7 2113#define PORT_VLAN1_TLS_EN_BLEN 1 2114#define PORT_VLAN1_TLS_EN_FLAG HSL_RW 2115 2116#define PROPAGATION_EN 2117#define PORT_VLAN1_PROPAGATION_EN_BOFFSET 6 2118#define PORT_VLAN1_PROPAGATION_EN_BLEN 1 2119#define PORT_VLAN1_PROPAGATION_EN_FLAG HSL_RW 2120 2121#define CLONE 2122#define PORT_VLAN1_CLONE_BOFFSET 5 2123#define PORT_VLAN1_CLONE_BLEN 1 2124#define PORT_VLAN1_CLONE_FLAG HSL_RW 2125 2126#define PRI_PROPAGATION 2127#define PORT_VLAN1_PRI_PROPAGATION_BOFFSET 4 2128#define PORT_VLAN1_PRI_PROPAGATION_BLEN 1 2129#define PORT_VLAN1_VLAN_PRI_PROPAGATION_FLAG HSL_RW 2130 2131#define IN_VLAN_MODE 2132#define PORT_VLAN1_IN_VLAN_MODE_BOFFSET 2 2133#define PORT_VLAN1_IN_VLAN_MODE_BLEN 2 2134#define PORT_VLAN1_IN_VLAN_MODE_FLAG HSL_RW 2135 2136 2137 /* Route Default VID Register */ 2138#define ROUTER_DEFV 2139#define ROUTER_DEFV_OFFSET 0x0c70 2140#define ROUTER_DEFV_E_LENGTH 4 2141#define ROUTER_DEFV_E_OFFSET 0x0004 2142#define ROUTER_DEFV_NR_E 4 2143 2144 2145 /* Route Egress VLAN Mode Register */ 2146#define ROUTER_EG 2147#define ROUTER_EG_OFFSET 0x0c80 2148#define ROUTER_EG_E_LENGTH 4 2149#define ROUTER_EG_E_OFFSET 0x0004 2150#define ROUTER_EG_NR_E 1 2151 2152 2153 2154 2155 /* Mdio control Register */ 2156#define MDIO_CTRL "mctrl" 2157#define MDIO_CTRL_ID 24 2158#define MDIO_CTRL_OFFSET 0x0098 2159#define MDIO_CTRL_E_LENGTH 4 2160#define MDIO_CTRL_E_OFFSET 0 2161#define MDIO_CTRL_NR_E 1 2162 2163#define MSTER_EN "mctrl_msteren" 2164#define MDIO_CTRL_MSTER_EN_BOFFSET 30 2165#define MDIO_CTRL_MSTER_EN_BLEN 1 2166#define MDIO_CTRL_MSTER_EN_FLAG HSL_RW 2167 2168#define MSTER_EN "mctrl_msteren" 2169#define MDIO_CTRL_MSTER_EN_BOFFSET 30 2170#define MDIO_CTRL_MSTER_EN_BLEN 1 2171#define MDIO_CTRL_MSTER_EN_FLAG HSL_RW 2172 2173#define CMD "mctrl_cmd" 2174#define MDIO_CTRL_CMD_BOFFSET 27 2175#define MDIO_CTRL_CMD_BLEN 1 2176#define MDIO_CTRL_CMD_FLAG HSL_RW 2177 2178#define SUP_PRE "mctrl_spre" 2179#define MDIO_CTRL_SUP_PRE_BOFFSET 26 2180#define MDIO_CTRL_SUP_PRE_BLEN 1 2181#define MDIO_CTRL_SUP_PRE_FLAG HSL_RW 2182 2183#define PHY_ADDR "mctrl_phyaddr" 2184#define MDIO_CTRL_PHY_ADDR_BOFFSET 21 2185#define MDIO_CTRL_PHY_ADDR_BLEN 5 2186#define MDIO_CTRL_PHY_ADDR_FLAG HSL_RW 2187 2188#define REG_ADDR "mctrl_regaddr" 2189#define MDIO_CTRL_REG_ADDR_BOFFSET 16 2190#define MDIO_CTRL_REG_ADDR_BLEN 5 2191#define MDIO_CTRL_REG_ADDR_FLAG HSL_RW 2192 2193#define DATA "mctrl_data" 2194#define MDIO_CTRL_DATA_BOFFSET 0 2195#define MDIO_CTRL_DATA_BLEN 16 2196#define MDIO_CTRL_DATA_FLAG HSL_RW 2197 2198 2199 2200 2201 /* BIST control Register */ 2202#define BIST_CTRL "bctrl" 2203#define BIST_CTRL_ID 24 2204#define BIST_CTRL_OFFSET 0x00a0 2205#define BIST_CTRL_E_LENGTH 4 2206#define BIST_CTRL_E_OFFSET 0 2207#define BIST_CTRL_NR_E 1 2208 2209#define BIST_BUSY "bctrl_bb" 2210#define BIST_CTRL_BIST_BUSY_BOFFSET 31 2211#define BIST_CTRL_BIST_BUSY_BLEN 1 2212#define BIST_CTRL_BIST_BUSY_FLAG HSL_RW 2213 2214#define ONE_ERR "bctrl_oe" 2215#define BIST_CTRL_ONE_ERR_BOFFSET 30 2216#define BIST_CTRL_ONE_ERR_BLEN 1 2217#define BIST_CTRL_ONE_ERR_FLAG HSL_RO 2218 2219#define ERR_MEM "bctrl_em" 2220#define BIST_CTRL_ERR_MEM_BOFFSET 24 2221#define BIST_CTRL_ERR_MEM_BLEN 4 2222#define BIST_CTRL_ERR_MEM_FLAG HSL_RO 2223 2224#define PTN_EN2 "bctrl_pe2" 2225#define BIST_CTRL_PTN_EN2_BOFFSET 22 2226#define BIST_CTRL_PTN_EN2_BLEN 1 2227#define BIST_CTRL_PTN_EN2_FLAG HSL_RW 2228 2229#define PTN_EN1 "bctrl_pe1" 2230#define BIST_CTRL_PTN_EN1_BOFFSET 21 2231#define BIST_CTRL_PTN_EN1_BLEN 1 2232#define BIST_CTRL_PTN_EN1_FLAG HSL_RW 2233 2234#define PTN_EN0 "bctrl_pe0" 2235#define BIST_CTRL_PTN_EN0_BOFFSET 20 2236#define BIST_CTRL_PTN_EN0_BLEN 1 2237#define BIST_CTRL_PTN_EN0_FLAG HSL_RW 2238 2239#define ERR_PTN "bctrl_ep" 2240#define BIST_CTRL_ERR_PTN_BOFFSET 16 2241#define BIST_CTRL_ERR_PTN_BLEN 2 2242#define BIST_CTRL_ERR_PTN_FLAG HSL_RO 2243 2244#define ERR_CNT "bctrl_ec" 2245#define BIST_CTRL_ERR_CNT_BOFFSET 13 2246#define BIST_CTRL_ERR_CNT_BLEN 2 2247#define BIST_CTRL_ERR_CNT_FLAG HSL_RO 2248 2249#define ERR_ADDR "bctrl_ea" 2250#define BIST_CTRL_ERR_ADDR_BOFFSET 0 2251#define BIST_CTRL_ERR_ADDR_BLEN 12 2252#define BIST_CTRL_ERR_ADDR_FLAG HSL_RO 2253 2254 2255 2256 2257 /* BIST recover Register */ 2258#define BIST_RCV "brcv" 2259#define BIST_RCV_ID 24 2260#define BIST_RCV_OFFSET 0x00a4 2261#define BIST_RCV_E_LENGTH 4 2262#define BIST_RCV_E_OFFSET 0 2263#define BIST_RCV_NR_E 1 2264 2265#define RCV_EN "brcv_en" 2266#define BIST_RCV_RCV_EN_BOFFSET 31 2267#define BIST_RCV_RCV_EN_BLEN 1 2268#define BIST_RCV_RCV_EN_FLAG HSL_RW 2269 2270#define RCV_ADDR "brcv_addr" 2271#define BIST_RCV_RCV_ADDR_BOFFSET 0 2272#define BIST_RCV_RCV_ADDR_BLEN 12 2273#define BIST_RCV_RCV_ADDR_FLAG HSL_RW 2274 2275 2276 2277 2278 /* LED control Register */ 2279#define LED_CTRL "ledctrl" 2280#define LED_CTRL_ID 25 2281#define LED_CTRL_OFFSET 0x0050 2282#define LED_CTRL_E_LENGTH 4 2283#define LED_CTRL_E_OFFSET 0 2284#define LED_CTRL_NR_E 3 2285 2286#define PATTERN_EN "lctrl_pen" 2287#define LED_CTRL_PATTERN_EN_BOFFSET 14 2288#define LED_CTRL_PATTERN_EN_BLEN 2 2289#define LED_CTRL_PATTERN_EN_FLAG HSL_RW 2290 2291#define FULL_LIGHT_EN "lctrl_fen" 2292#define LED_CTRL_FULL_LIGHT_EN_BOFFSET 13 2293#define LED_CTRL_FULL_LIGHT_EN_BLEN 1 2294#define LED_CTRL_FULL_LIGHT_EN_FLAG HSL_RW 2295 2296#define HALF_LIGHT_EN "lctrl_hen" 2297#define LED_CTRL_HALF_LIGHT_EN_BOFFSET 12 2298#define LED_CTRL_HALF_LIGHT_EN_BLEN 1 2299#define LED_CTRL_HALF_LIGHT_EN_FLAG HSL_RW 2300 2301#define POWERON_LIGHT_EN "lctrl_poen" 2302#define LED_CTRL_POWERON_LIGHT_EN_BOFFSET 11 2303#define LED_CTRL_POWERON_LIGHT_EN_BLEN 1 2304#define LED_CTRL_POWERON_LIGHT_EN_FLAG HSL_RW 2305 2306#define GE_LIGHT_EN "lctrl_geen" 2307#define LED_CTRL_GE_LIGHT_EN_BOFFSET 10 2308#define LED_CTRL_GE_LIGHT_EN_BLEN 1 2309#define LED_CTRL_GE_LIGHT_EN_FLAG HSL_RW 2310 2311#define FE_LIGHT_EN "lctrl_feen" 2312#define LED_CTRL_FE_LIGHT_EN_BOFFSET 9 2313#define LED_CTRL_FE_LIGHT_EN_BLEN 1 2314#define LED_CTRL_FE_LIGHT_EN_FLAG HSL_RW 2315 2316#define ETH_LIGHT_EN "lctrl_ethen" 2317#define LED_CTRL_ETH_LIGHT_EN_BOFFSET 8 2318#define LED_CTRL_ETH_LIGHT_EN_BLEN 1 2319#define LED_CTRL_ETH_LIGHT_EN_FLAG HSL_RW 2320 2321#define COL_BLINK_EN "lctrl_cen" 2322#define LED_CTRL_COL_BLINK_EN_BOFFSET 7 2323#define LED_CTRL_COL_BLINK_EN_BLEN 1 2324#define LED_CTRL_COL_BLINK_EN_FLAG HSL_RW 2325 2326#define RX_BLINK_EN "lctrl_rxen" 2327#define LED_CTRL_RX_BLINK_EN_BOFFSET 5 2328#define LED_CTRL_RX_BLINK_EN_BLEN 1 2329#define LED_CTRL_RX_BLINK_EN_FLAG HSL_RW 2330 2331#define TX_BLINK_EN "lctrl_txen" 2332#define LED_CTRL_TX_BLINK_EN_BOFFSET 4 2333#define LED_CTRL_TX_BLINK_EN_BLEN 1 2334#define LED_CTRL_TX_BLINK_EN_FLAG HSL_RW 2335 2336#define LINKUP_OVER_EN "lctrl_loen" 2337#define LED_CTRL_LINKUP_OVER_EN_BOFFSET 2 2338#define LED_CTRL_LINKUP_OVER_EN_BLEN 1 2339#define LED_CTRL_LINKUP_OVER_EN_FLAG HSL_RW 2340 2341#define BLINK_FREQ "lctrl_bfreq" 2342#define LED_CTRL_BLINK_FREQ_BOFFSET 0 2343#define LED_CTRL_BLINK_FREQ_BLEN 2 2344#define LED_CTRL_BLINK_FREQ_FLAG HSL_RW 2345 2346 /* LED control Register */ 2347#define LED_PATTERN "ledpatten" 2348#define LED_PATTERN_ID 25 2349#define LED_PATTERN_OFFSET 0x005c 2350#define LED_PATTERN_E_LENGTH 4 2351#define LED_PATTERN_E_OFFSET 0 2352#define LED_PATTERN_NR_E 1 2353 2354 2355#define P3L2_MODE 2356#define LED_PATTERN_P3L2_MODE_BOFFSET 24 2357#define LED_PATTERN_P3L2_MODE_BLEN 2 2358#define LED_PATTERN_P3L2_MODE_FLAG HSL_RW 2359 2360#define P3L1_MODE 2361#define LED_PATTERN_P3L1_MODE_BOFFSET 22 2362#define LED_PATTERN_P3L1_MODE_BLEN 2 2363#define LED_PATTERN_P3L1_MODE_FLAG HSL_RW 2364 2365#define P3L0_MODE 2366#define LED_PATTERN_P3L0_MODE_BOFFSET 20 2367#define LED_PATTERN_P3L0_MODE_BLEN 2 2368#define LED_PATTERN_P3L0_MODE_FLAG HSL_RW 2369 2370#define P2L2_MODE 2371#define LED_PATTERN_P2L2_MODE_BOFFSET 18 2372#define LED_PATTERN_P2L2_MODE_BLEN 2 2373#define LED_PATTERN_P2L2_MODE_FLAG HSL_RW 2374 2375#define P2L1_MODE 2376#define LED_PATTERN_P2L1_MODE_BOFFSET 16 2377#define LED_PATTERN_P2L1_MODE_BLEN 2 2378#define LED_PATTERN_P2L1_MODE_FLAG HSL_RW 2379 2380#define P2L0_MODE 2381#define LED_PATTERN_P2L0_MODE_BOFFSET 14 2382#define LED_PATTERN_P2L0_MODE_BLEN 2 2383#define LED_PATTERN_P2L0_MODE_FLAG HSL_RW 2384 2385#define P1L2_MODE 2386#define LED_PATTERN_P1L2_MODE_BOFFSET 12 2387#define LED_PATTERN_P1L2_MODE_BLEN 2 2388#define LED_PATTERN_P1L2_MODE_FLAG HSL_RW 2389 2390#define P1L1_MODE 2391#define LED_PATTERN_P1L1_MODE_BOFFSET 10 2392#define LED_PATTERN_P1L1_MODE_BLEN 2 2393#define LED_PATTERN_P1L1_MODE_FLAG HSL_RW 2394 2395#define P1L0_MODE 2396#define LED_PATTERN_P1L0_MODE_BOFFSET 8 2397#define LED_PATTERN_P1L0_MODE_BLEN 2 2398#define LED_PATTERN_P1L0_MODE_FLAG HSL_RW 2399 2400 2401 2402 2403 /* Pri To Queue Register */ 2404#define PRI_TO_QUEUE 2405#define PRI_TO_QUEUE_OFFSET 0x0814 2406#define PRI_TO_QUEUE_E_LENGTH 4 2407#define PRI_TO_QUEUE_E_OFFSET 0x0004 2408#define PRI_TO_QUEUE_NR_E 1 2409 2410 2411 2412 2413 /* Pri To EhQueue Register */ 2414#define PRI_TO_EHQUEUE 2415#define PRI_TO_EHQUEUE_OFFSET 0x0810 2416#define PRI_TO_EHQUEUE_E_LENGTH 4 2417#define PRI_TO_EHQUEUE_E_OFFSET 0x0004 2418#define PRI_TO_EHQUEUE_NR_E 1 2419 2420 2421 2422 2423 /*Global Flow Control Register*/ 2424#define QM_CTRL_REG 2425#define QM_CTRL_REG_OFFSET 0X0808 2426#define QM_CTRL_REG_E_LENGTH 4 2427#define QM_CTRL_REG_E_OFFSET 0x0004 2428#define QM_CTRL_REG_NR_E 1 2429 2430#define GOL_FLOW_EN 2431#define QM_CTRL_REG_GOL_FLOW_EN_BOFFSET 16 2432#define QM_CTRL_REG_GOL_FLOW_EN_BLEN 7 2433#define QM_CTRL_REG_GOL_FLOW_EN_FLAG HSL_RW 2434 2435#define QM_FUNC_TEST 2436#define QM_CTRL_REG_QM_FUNC_TEST_BOFFSET 10 2437#define QM_CTRL_REG_QM_FUNC_TEST_BLEN 1 2438#define QM_CTRL_REG_QM_FUNC_TEST_FLAG HSL_RW 2439 2440#define RATE_DROP_EN 2441#define QM_CTRL_REG_RATE_DROP_EN_BOFFSET 7 2442#define QM_CTRL_REG_RATE_DROP_EN_BLEN 1 2443#define QM_CTRL_REG_RATE_DROP_EN_FLAG HSL_RW 2444 2445#define FLOW_DROP_EN 2446#define QM_CTRL_REG_FLOW_DROP_EN_BOFFSET 6 2447#define QM_CTRL_REG_FLOW_DROP_EN_BLEN 1 2448#define QM_CTRL_REG_FLOW_DROP_EN_FLAG HSL_RW 2449 2450#define FLOW_DROP_CNT 2451#define QM_CTRL_REG_FLOW_DROP_CNT_BOFFSET 0 2452#define QM_CTRL_REG_FLOW_DROP_CNT_BLEN 6 2453#define QM_CTRL_REG_FLOW_DROP_CNT_FLAG HSL_RW 2454 2455 2456 2457 2458 /* Port HOL CTL0 Register */ 2459#define PORT_HOL_CTL0 2460#define PORT_HOL_CTL0_OFFSET 0x0970 2461#define PORT_HOL_CTL0_E_LENGTH 4 2462#define PORT_HOL_CTL0_E_OFFSET 0x0008 2463#define PORT_HOL_CTL0_NR_E 7 2464 2465#define PORT_DESC_NR 2466#define PORT_HOL_CTL0_PORT_DESC_NR_BOFFSET 24 2467#define PORT_HOL_CTL0_PORT_DESC_NR_BLEN 6 2468#define PORT_HOL_CTL0_PORT_DESC_NR_FLAG HSL_RW 2469 2470#define QUEUE5_DESC_NR 2471#define PORT_HOL_CTL0_QUEUE5_DESC_NR_BOFFSET 20 2472#define PORT_HOL_CTL0_QUEUE5_DESC_NR_BLEN 4 2473#define PORT_HOL_CTL0_QUEUE5_DESC_NR_FLAG HSL_RW 2474 2475#define QUEUE4_DESC_NR 2476#define PORT_HOL_CTL0_QUEUE4_DESC_NR_BOFFSET 16 2477#define PORT_HOL_CTL0_QUEUE4_DESC_NR_BLEN 4 2478#define PORT_HOL_CTL0_QUEUE4_DESC_NR_FLAG HSL_RW 2479 2480#define QUEUE3_DESC_NR 2481#define PORT_HOL_CTL0_QUEUE3_DESC_NR_BOFFSET 12 2482#define PORT_HOL_CTL0_QUEUE3_DESC_NR_BLEN 4 2483#define PORT_HOL_CTL0_QUEUE3_DESC_NR_FLAG HSL_RW 2484 2485#define QUEUE2_DESC_NR 2486#define PORT_HOL_CTL0_QUEUE2_DESC_NR_BOFFSET 8 2487#define PORT_HOL_CTL0_QUEUE2_DESC_NR_BLEN 4 2488#define PORT_HOL_CTL0_QUEUE2_DESC_NR_FLAG HSL_RW 2489 2490#define QUEUE1_DESC_NR 2491#define PORT_HOL_CTL0_QUEUE1_DESC_NR_BOFFSET 4 2492#define PORT_HOL_CTL0_QUEUE1_DESC_NR_BLEN 4 2493#define PORT_HOL_CTL0_QUEUE1_DESC_NR_FLAG HSL_RW 2494 2495#define QUEUE0_DESC_NR 2496#define PORT_HOL_CTL0_QUEUE0_DESC_NR_BOFFSET 0 2497#define PORT_HOL_CTL0_QUEUE0_DESC_NR_BLEN 4 2498#define PORT_HOL_CTL0_QUEUE0_DESC_NR_FLAG HSL_RW 2499 2500 /* Port HOL CTL1 Register */ 2501#define PORT_HOL_CTL1 2502#define PORT_HOL_CTL1_OFFSET 0x0974 2503#define PORT_HOL_CTL1_E_LENGTH 4 2504#define PORT_HOL_CTL1_E_OFFSET 0x0008 2505#define PORT_HOL_CTL1_NR_E 7 2506 2507#define EG_MIRROR_EN 2508#define PORT_HOL_CTL1_EG_MIRROR_EN_BOFFSET 16 2509#define PORT_HOL_CTL1_EG_MIRROR_EN_BLEN 1 2510#define PORT_HOL_CTL1_EG_MIRROR_EN_FLAG HSL_RW 2511 2512#define PORT_RED_EN 2513#define PORT_HOL_CTL1_PORT_RED_EN_BOFFSET 8 2514#define PORT_HOL_CTL1_PORT_RED_EN_BLEN 1 2515#define PORT_HOL_CTL1_PORT_RED_EN_FLAG HSL_RW 2516 2517#define PORT_DESC_EN 2518#define PORT_HOL_CTL1_PORT_DESC_EN_BOFFSET 7 2519#define PORT_HOL_CTL1_PORT_DESC_EN_BLEN 1 2520#define PORT_HOL_CTL1_PORT_DESC_EN_FLAG HSL_RW 2521 2522#define QUEUE_DESC_EN 2523#define PORT_HOL_CTL1_QUEUE_DESC_EN_BOFFSET 6 2524#define PORT_HOL_CTL1_QUEUE_DESC_EN_BLEN 1 2525#define PORT_HOL_CTL1_QUEUE_DESC_EN_FLAG HSL_RW 2526 2527#define PORT_IN_DESC_EN 2528#define PORT_HOL_CTL1_PORT_IN_DESC_EN_BOFFSET 0 2529#define PORT_HOL_CTL1_PORT_IN_DESC_EN_BLEN 4 2530#define PORT_HOL_CTL1_PORT_IN_DESC_EN_FLAG HSL_RW 2531 2532 /* FX100 CTRL Register */ 2533#define FX100_CTRL 2534#define FX100_CTRL_OFFSET 0x00fc 2535#define FX100_CTRL_E_LENGTH 4 2536#define FX100_CTRL_E_OFFSET 0X0004 2537#define FX100_CTRL_NR_E 1 2538 2539#define FX100_STATUS 2540#define FX100_CTRL_FX100_STATUS_BOFFSET 24 2541#define FX100_CTRL_FX100_STATUS_BLEN 8 2542#define FX100_CTRL_FX100_STATUS_FLAG HSL_RO 2543 2544#define FX100_LOOP_EN 2545#define FX100_CTRL_FX100_LOOP_EN_BOFFSET 23 2546#define FX100_CTRL_FX100_LOOP_EN_BLEN 1 2547#define FX100_CTRL_FX100_LOOP_EN_FLAG HSL_Rw 2548 2549#define SGMII_FIBER 2550#define FX100_CTRL_SGMII_FIBER_BOFFSET 15 2551#define FX100_CTRL_SGMII_FIBER_BLEN 2 2552#define FX100_CTRL_SGMII_FIBER_FLAG HSL_Rw 2553 2554#define CRS_COL_100_CTRL 2555#define FX100_CTRL_CRS_COL_100_CTRL_BOFFSET 14 2556#define FX100_CTRL_CRS_COL_100_CTRL_BLEN 1 2557#define FX100_CTRL_CRS_COL_100_CTRL_FLAG HSL_Rw 2558 2559#define LOOPBACK_TEST 2560#define FX100_CTRL_LOOPBACK_TEST_BOFFSET 13 2561#define FX100_CTRL_LOOPBACK_TEST_BLEN 1 2562#define FX100_CTRL_LOOPBACK_TEST_FLAG HSL_Rw 2563 2564#define CRS_CTRL 2565#define FX100_CTRL_CRS_CTRL_BOFFSET 12 2566#define FX100_CTRL_CRS_CTRL_BLEN 1 2567#define FX100_CTRL_CRS_CTRL_FLAG HSL_Rw 2568 2569#define COL_TEST 2570#define FX100_CTRL_COL_TEST_BOFFSET 11 2571#define FX100_CTRL_COL_TEST_BLEN 1 2572#define FX100_CTRL_COL_TEST_FLAG HSL_Rw 2573 2574#define FD_MODE 2575#define FX100_CTRL_FD_MODE_BOFFSET 10 2576#define FX100_CTRL_FD_MODE_BLEN 1 2577#define FX100_CTRL_FD_MODE_FLAG HSL_Rw 2578 2579#define LINK_CTRL 2580#define FX100_CTRL_LINK_CTRL_BOFFSET 8 2581#define FX100_CTRL_LINK_CTRL_BLEN 2 2582#define FX100_CTRL_LINK_CTRL_FLAG HSL_Rw 2583 2584#define OVERSHOOT_MODE 2585#define FX100_CTRL_OVERSHOOT_MODE_BOFFSET 6 2586#define FX100_CTRL_OVERSHOOT_MODE_BLEN 1 2587#define FX100_CTRL_OVERSHOOT_MODE_FLAG HSL_Rw 2588 2589#define LOOPBACK_MODE 2590#define FX100_CTRL_LOOPBACK_MODE_BOFFSET 3 2591#define FX100_CTRL_LOOPBACK_MODE_BLEN 1 2592#define FX100_CTRL_LOOPBACK_MODE_FLAG HSL_Rw 2593 2594 2595 2596 /* Port Rate Limit0 Register */ 2597#define RATE_LIMIT0 "rlmt0" 2598#define RATE_LIMIT0_ID 32 2599#define RATE_LIMIT0_OFFSET 0x0110 2600#define RATE_LIMIT0_E_LENGTH 4 2601#define RATE_LIMIT0_E_OFFSET 0x0100 2602#define RATE_LIMIT0_NR_E 7 2603 2604 2605#define EG_RATE_EN "rlmt_egen" 2606#define RATE_LIMIT0_EG_RATE_EN_BOFFSET 23 2607#define RATE_LIMIT0_EG_RATE_EN_BLEN 1 2608#define RATE_LIMIT0_EG_RATE_EN_FLAG HSL_RW 2609 2610#define EG_MNG_RATE_EN "rlmt_egmngen" 2611#define RATE_LIMIT0_EG_MNG_RATE_EN_BOFFSET 22 2612#define RATE_LIMIT0_EG_MNG_RATE_EN_BLEN 1 2613#define RATE_LIMIT0_EG_MNG_RATE_EN_FLAG HSL_RW 2614 2615#define IN_MNG_RATE_EN "rlmt_inmngen" 2616#define RATE_LIMIT0_IN_MNG_RATE_EN_BOFFSET 21 2617#define RATE_LIMIT0_IN_MNG_RATE_EN_BLEN 1 2618#define RATE_LIMIT0_IN_MNG_RATE_EN_FLAG HSL_RW 2619 2620#define IN_MUL_RATE_EN "rlmt_inmulen" 2621#define RATE_LIMIT0_IN_MUL_RATE_EN_BOFFSET 20 2622#define RATE_LIMIT0_IN_MUL_RATE_EN_BLEN 1 2623#define RATE_LIMIT0_IN_MUL_RATE_EN_FLAG HSL_RW 2624 2625#define ING_RATE "rlmt_ingrate" 2626#define RATE_LIMIT0_ING_RATE_BOFFSET 0 2627#define RATE_LIMIT0_ING_RATE_BLEN 15 2628#define RATE_LIMIT0_ING_RATE_FLAG HSL_RW 2629 2630 2631 2632 /* PKT edit control register */ 2633#define PKT_CTRL 2634#define PKT_CTRL_OFFSET 0x0c00 2635#define PKT_CTRL_E_LENGTH 4 2636#define PKT_CTRL_E_OFFSET 0 2637#define PKT_CTRL_NR_E 7 2638 2639#define CPU_VID_EN 2640#define PKT_CTRL_CPU_VID_EN_BOFFSET 1 2641#define PKT_CTRL_CPU_VID_EN_BLEN 1 2642#define PKT_CTRL_CPU_VID_EN_FLAG HSL_RW 2643 2644 2645#define RTD_PPPOE_EN 2646#define PKT_CTRL_RTD_PPPOE_EN_BOFFSET 0 2647#define PKT_CTRL_RTD_PPPOE_EN_BLEN 1 2648#define PKT_CTRL_RTD_PPPOE_EN_FLAG HSL_RW 2649 2650 2651 2652 2653 /* mib memory info */ 2654#define MIB_RXBROAD 2655#define MIB_RXBROAD_OFFSET 0x01000 2656#define MIB_RXBROAD_E_LENGTH 4 2657#define MIB_RXBROAD_E_OFFSET 0x100 2658#define MIB_RXBROAD_NR_E 7 2659 2660#define MIB_RXPAUSE 2661#define MIB_RXPAUSE_OFFSET 0x01004 2662#define MIB_RXPAUSE_E_LENGTH 4 2663#define MIB_RXPAUSE_E_OFFSET 0x100 2664#define MIB_RXPAUSE_NR_E 7 2665 2666#define MIB_RXMULTI 2667#define MIB_RXMULTI_OFFSET 0x01008 2668#define MIB_RXMULTI_E_LENGTH 4 2669#define MIB_RXMULTI_E_OFFSET 0x100 2670#define MIB_RXMULTI_NR_E 7 2671 2672#define MIB_RXFCSERR 2673#define MIB_RXFCSERR_OFFSET 0x0100c 2674#define MIB_RXFCSERR_E_LENGTH 4 2675#define MIB_RXFCSERR_E_OFFSET 0x100 2676#define MIB_RXFCSERR_NR_E 7 2677 2678#define MIB_RXALLIGNERR 2679#define MIB_RXALLIGNERR_OFFSET 0x01010 2680#define MIB_RXALLIGNERR_E_LENGTH 4 2681#define MIB_RXALLIGNERR_E_OFFSET 0x100 2682#define MIB_RXALLIGNERR_NR_E 7 2683 2684#define MIB_RXRUNT 2685#define MIB_RXRUNT_OFFSET 0x01014 2686#define MIB_RXRUNT_E_LENGTH 4 2687#define MIB_RXRUNT_E_OFFSET 0x100 2688#define MIB_RXRUNT_NR_E 7 2689 2690#define MIB_RXFRAGMENT 2691#define MIB_RXFRAGMENT_OFFSET 0x01018 2692#define MIB_RXFRAGMENT_E_LENGTH 4 2693#define MIB_RXFRAGMENT_E_OFFSET 0x100 2694#define MIB_RXFRAGMENT_NR_E 7 2695 2696#define MIB_RX64BYTE 2697#define MIB_RX64BYTE_OFFSET 0x0101c 2698#define MIB_RX64BYTE_E_LENGTH 4 2699#define MIB_RX64BYTE_E_OFFSET 0x100 2700#define MIB_RX64BYTE_NR_E 7 2701 2702#define MIB_RX128BYTE 2703#define MIB_RX128BYTE_OFFSET 0x01020 2704#define MIB_RX128BYTE_E_LENGTH 4 2705#define MIB_RX128BYTE_E_OFFSET 0x100 2706#define MIB_RX128BYTE_NR_E 7 2707 2708#define MIB_RX256BYTE 2709#define MIB_RX256BYTE_OFFSET 0x01024 2710#define MIB_RX256BYTE_E_LENGTH 4 2711#define MIB_RX256BYTE_E_OFFSET 0x100 2712#define MIB_RX256BYTE_NR_E 7 2713 2714#define MIB_RX512BYTE 2715#define MIB_RX512BYTE_OFFSET 0x01028 2716#define MIB_RX512BYTE_E_LENGTH 4 2717#define MIB_RX512BYTE_E_OFFSET 0x100 2718#define MIB_RX512BYTE_NR_E 7 2719 2720#define MIB_RX1024BYTE 2721#define MIB_RX1024BYTE_OFFSET 0x0102c 2722#define MIB_RX1024BYTE_E_LENGTH 4 2723#define MIB_RX1024BYTE_E_OFFSET 0x100 2724#define MIB_RX1024BYTE_NR_E 7 2725 2726#define MIB_RX1518BYTE 2727#define MIB_RX1518BYTE_OFFSET 0x01030 2728#define MIB_RX1518BYTE_E_LENGTH 4 2729#define MIB_RX1518BYTE_E_OFFSET 0x100 2730#define MIB_RX1518BYTE_NR_E 7 2731 2732#define MIB_RXMAXBYTE 2733#define MIB_RXMAXBYTE_OFFSET 0x01034 2734#define MIB_RXMAXBYTE_E_LENGTH 4 2735#define MIB_RXMAXBYTE_E_OFFSET 0x100 2736#define MIB_RXMAXBYTE_NR_E 7 2737 2738#define MIB_RXTOOLONG 2739#define MIB_RXTOOLONG_OFFSET 0x01038 2740#define MIB_RXTOOLONG_E_LENGTH 4 2741#define MIB_RXTOOLONG_E_OFFSET 0x100 2742#define MIB_RXTOOLONG_NR_E 7 2743 2744#define MIB_RXGOODBYTE_LO 2745#define MIB_RXGOODBYTE_LO_OFFSET 0x0103c 2746#define MIB_RXGOODBYTE_LO_E_LENGTH 4 2747#define MIB_RXGOODBYTE_LO_E_OFFSET 0x100 2748#define MIB_RXGOODBYTE_LO_NR_E 7 2749 2750#define MIB_RXGOODBYTE_HI 2751#define MIB_RXGOODBYTE_HI_OFFSET 0x01040 2752#define MIB_RXGOODBYTE_HI_E_LENGTH 4 2753#define MIB_RXGOODBYTE_HI_E_OFFSET 0x100 2754#define MIB_RXGOODBYTE_HI_NR_E 7 2755 2756#define MIB_RXBADBYTE_LO 2757#define MIB_RXBADBYTE_LO_OFFSET 0x01044 2758#define MIB_RXBADBYTE_LO_E_LENGTH 4 2759#define MIB_RXBADBYTE_LO_E_OFFSET 0x100 2760#define MIB_RXBADBYTE_LO_NR_E 7 2761 2762#define MIB_RXBADBYTE_HI 2763#define MIB_RXBADBYTE_HI_OFFSET 0x01048 2764#define MIB_RXBADBYTE_HI_E_LENGTH 4 2765#define MIB_RXBADBYTE_HI_E_OFFSET 0x100 2766#define MIB_RXBADBYTE_HI_NR_E 7 2767 2768#define MIB_RXOVERFLOW 2769#define MIB_RXOVERFLOW_OFFSET 0x0104c 2770#define MIB_RXOVERFLOW_E_LENGTH 4 2771#define MIB_RXOVERFLOW_E_OFFSET 0x100 2772#define MIB_RXOVERFLOW_NR_E 7 2773 2774#define MIB_FILTERED 2775#define MIB_FILTERED_OFFSET 0x01050 2776#define MIB_FILTERED_E_LENGTH 4 2777#define MIB_FILTERED_E_OFFSET 0x100 2778#define MIB_FILTERED_NR_E 7 2779 2780#define MIB_TXBROAD 2781#define MIB_TXBROAD_OFFSET 0x01054 2782#define MIB_TXBROAD_E_LENGTH 4 2783#define MIB_TXBROAD_E_OFFSET 0x100 2784#define MIB_TXBROAD_NR_E 7 2785 2786#define MIB_TXPAUSE 2787#define MIB_TXPAUSE_OFFSET 0x01058 2788#define MIB_TXPAUSE_E_LENGTH 4 2789#define MIB_TXPAUSE_E_OFFSET 0x100 2790#define MIB_TXPAUSE_NR_E 7 2791 2792#define MIB_TXMULTI 2793#define MIB_TXMULTI_OFFSET 0x0105c 2794#define MIB_TXMULTI_E_LENGTH 4 2795#define MIB_TXMULTI_E_OFFSET 0x100 2796#define MIB_TXMULTI_NR_E 7 2797 2798#define MIB_TXUNDERRUN 2799#define MIB_TXUNDERRUN_OFFSET 0x01060 2800#define MIB_TXUNDERRUN_E_LENGTH 4 2801#define MIB_TXUNDERRUN_E_OFFSET 0x100 2802#define MIB_TXUNDERRUN_NR_E 7 2803 2804#define MIB_TX64BYTE 2805#define MIB_TX64BYTE_OFFSET 0x01064 2806#define MIB_TX64BYTE_E_LENGTH 4 2807#define MIB_TX64BYTE_E_OFFSET 0x100 2808#define MIB_TX64BYTE_NR_E 7 2809 2810#define MIB_TX128BYTE 2811#define MIB_TX128BYTE_OFFSET 0x01068 2812#define MIB_TX128BYTE_E_LENGTH 4 2813#define MIB_TX128BYTE_E_OFFSET 0x100 2814#define MIB_TX128BYTE_NR_E 7 2815 2816#define MIB_TX256BYTE 2817#define MIB_TX256BYTE_OFFSET 0x0106c 2818#define MIB_TX256BYTE_E_LENGTH 4 2819#define MIB_TX256BYTE_E_OFFSET 0x100 2820#define MIB_TX256BYTE_NR_E 7 2821 2822#define MIB_TX512BYTE 2823#define MIB_TX512BYTE_OFFSET 0x01070 2824#define MIB_TX512BYTE_E_LENGTH 4 2825#define MIB_TX512BYTE_E_OFFSET 0x100 2826#define MIB_TX512BYTE_NR_E 7 2827 2828#define MIB_TX1024BYTE 2829#define MIB_TX1024BYTE_OFFSET 0x01074 2830#define MIB_TX1024BYTE_E_LENGTH 4 2831#define MIB_TX1024BYTE_E_OFFSET 0x100 2832#define MIB_TX1024BYTE_NR_E 7 2833 2834#define MIB_TX1518BYTE 2835#define MIB_TX1518BYTE_OFFSET 0x01078 2836#define MIB_TX1518BYTE_E_LENGTH 4 2837#define MIB_TX1518BYTE_E_OFFSET 0x100 2838#define MIB_TX1518BYTE_NR_E 7 2839 2840#define MIB_TXMAXBYTE 2841#define MIB_TXMAXBYTE_OFFSET 0x0107c 2842#define MIB_TXMAXBYTE_E_LENGTH 4 2843#define MIB_TXMAXBYTE_E_OFFSET 0x100 2844#define MIB_TXMAXBYTE_NR_E 7 2845 2846#define MIB_TXOVERSIZE 2847#define MIB_TXOVERSIZE_OFFSET 0x01080 2848#define MIB_TXOVERSIZE_E_LENGTH 4 2849#define MIB_TXOVERSIZE_E_OFFSET 0x100 2850#define MIB_TXOVERSIZE_NR_E 7 2851 2852#define MIB_TXBYTE_LO 2853#define MIB_TXBYTE_LO_OFFSET 0x01084 2854#define MIB_TXBYTE_LO_E_LENGTH 4 2855#define MIB_TXBYTE_LO_E_OFFSET 0x100 2856#define MIB_TXBYTE_LO_NR_E 7 2857 2858#define MIB_TXBYTE_HI 2859#define MIB_TXBYTE_HI_OFFSET 0x01088 2860#define MIB_TXBYTE_HI_E_LENGTH 4 2861#define MIB_TXBYTE_HI_E_OFFSET 0x100 2862#define MIB_TXBYTE_HI_NR_E 7 2863 2864#define MIB_TXCOLLISION 2865#define MIB_TXCOLLISION_OFFSET 0x0108c 2866#define MIB_TXCOLLISION_E_LENGTH 4 2867#define MIB_TXCOLLISION_E_OFFSET 0x100 2868#define MIB_TXCOLLISION_NR_E 7 2869 2870#define MIB_TXABORTCOL 2871#define MIB_TXABORTCOL_OFFSET 0x01090 2872#define MIB_TXABORTCOL_E_LENGTH 4 2873#define MIB_TXABORTCOL_E_OFFSET 0x100 2874#define MIB_TXABORTCOL_NR_E 7 2875 2876#define MIB_TXMULTICOL 2877#define MIB_TXMULTICOL_OFFSET 0x01094 2878#define MIB_TXMULTICOL_E_LENGTH 4 2879#define MIB_TXMULTICOL_E_OFFSET 0x100 2880#define MIB_TXMULTICOL_NR_E 7 2881 2882#define MIB_TXSINGALCOL 2883#define MIB_TXSINGALCOL_OFFSET 0x01098 2884#define MIB_TXSINGALCOL_E_LENGTH 4 2885#define MIB_TXSINGALCOL_E_OFFSET 0x100 2886#define MIB_TXSINGALCOL_NR_E 7 2887 2888#define MIB_TXEXCDEFER 2889#define MIB_TXEXCDEFER_OFFSET 0x0109c 2890#define MIB_TXEXCDEFER_E_LENGTH 4 2891#define MIB_TXEXCDEFER_E_OFFSET 0x100 2892#define MIB_TXEXCDEFER_NR_E 7 2893 2894#define MIB_TXDEFER 2895#define MIB_TXDEFER_OFFSET 0x010a0 2896#define MIB_TXDEFER_E_LENGTH 4 2897#define MIB_TXDEFER_E_OFFSET 0x100 2898#define MIB_TXDEFER_NR_E 7 2899 2900#define MIB_TXLATECOL 2901#define MIB_TXLATECOL_OFFSET 0x010a4 2902#define MIB_TXLATECOL_E_LENGTH 4 2903#define MIB_TXLATECOL_E_OFFSET 0x100 2904#define MIB_TXLATECOL_NR_E 7 2905 2906#define MIB_RXUNICAST 2907#define MIB_RXUNICAST_OFFSET 0x010a8 2908#define MIB_RXUNICAST_E_LENGTH 4 2909#define MIB_RXUNICAST_E_OFFSET 0x100 2910#define MIB_RXUNICAST_NR_E 7 2911 2912#define MIB_TXUNICAST 2913#define MIB_TXUNICAST_OFFSET 0x010ac 2914#define MIB_TXUNICAST_E_LENGTH 4 2915#define MIB_TXUNICAST_E_OFFSET 0x100 2916#define MIB_TXUNICAST_NR_E 7 2917 2918 /* ACL Action Register */ 2919#define ACL_RSLT0 10 2920#define ACL_RSLT0_OFFSET 0x5a000 2921#define ACL_RSLT0_E_LENGTH 4 2922#define ACL_RSLT0_E_OFFSET 0x10 2923#define ACL_RSLT0_NR_E 96 2924 2925#define CTAGPRI 2926#define ACL_RSLT0_CTAGPRI_BOFFSET 29 2927#define ACL_RSLT0_CTAGPRI_BLEN 3 2928#define ACL_RSLT0_CTAGPRI_FLAG HSL_RW 2929 2930#define CTAGCFI 2931#define ACL_RSLT0_CTAGCFI_BOFFSET 28 2932#define ACL_RSLT0_CTAGCFI_BLEN 1 2933#define ACL_RSLT0_CTAGCFI_FLAG HSL_RW 2934 2935#define CTAGVID 2936#define ACL_RSLT0_CTAGVID_BOFFSET 16 2937#define ACL_RSLT0_CTAGVID_BLEN 12 2938#define ACL_RSLT0_CTAGVID_FLAG HSL_RW 2939 2940#define STAGPRI 2941#define ACL_RSLT0_STAGPRI_BOFFSET 13 2942#define ACL_RSLT0_STAGPRI_BLEN 3 2943#define ACL_RSLT0_STAGPRI_FLAG HSL_RW 2944 2945#define STAGDEI 2946#define ACL_RSLT0_STAGDEI_BOFFSET 12 2947#define ACL_RSLT0_STAGDEI_BLEN 1 2948#define ACL_RSLT0_STAGDEI_FLAG HSL_RW 2949 2950#define STAGVID 2951#define ACL_RSLT0_STAGVID_BOFFSET 0 2952#define ACL_RSLT0_STAGVID_BLEN 12 2953#define ACL_RSLT0_STAGVID_FLAG HSL_RW 2954 2955 2956#define ACL_RSLT1 11 2957#define ACL_RSLT1_OFFSET 0x5a004 2958#define ACL_RSLT1_E_LENGTH 4 2959#define ACL_RSLT1_E_OFFSET 0x10 2960#define ACL_RSLT1_NR_E 96 2961 2962#define DES_PORT0 2963#define ACL_RSLT1_DES_PORT0_BOFFSET 29 2964#define ACL_RSLT1_DES_PORT0_BLEN 3 2965#define ACL_RSLT1_DES_PORT0_FLAG HSL_RW 2966 2967#define PRI_QU_EN 2968#define ACL_RSLT1_PRI_QU_EN_BOFFSET 28 2969#define ACL_RSLT1_PRI_QU_EN_BLEN 1 2970#define ACL_RSLT1_PRI_QU_EN_FLAG HSL_RW 2971 2972#define PRI_QU 2973#define ACL_RSLT1_PRI_QU_BOFFSET 25 2974#define ACL_RSLT1_PRI_QU_BLEN 3 2975#define ACL_RSLT1_PRI_QU_FLAG HSL_RW 2976 2977#define WCMP_EN 2978#define ACL_RSLT1_WCMP_EN_BOFFSET 24 2979#define ACL_RSLT1_WCMP_EN_BLEN 1 2980#define ACL_RSLT1_WCMP_EN_FLAG HSL_RW 2981 2982#define ARP_PTR 2983#define ACL_RSLT1_ARP_PTR_BOFFSET 17 2984#define ACL_RSLT1_ARP_PTR_BLEN 7 2985#define ACL_RSLT1_ARP_PTR_FLAG HSL_RW 2986 2987#define ARP_PTR_EN 2988#define ACL_RSLT1_ARP_PTR_EN_BOFFSET 16 2989#define ACL_RSLT1_ARP_PTR_EN_BLEN 1 2990#define ACL_RSLT1_ARP_PTR_EN_FLAG HSL_RW 2991 2992#define FORCE_L3_MODE 2993#define ACL_RSLT1_FORCE_L3_MODE_BOFFSET 14 2994#define ACL_RSLT1_FORCE_L3_MODE_BLEN 2 2995#define ACL_RSLT1_FORCE_L3_MODE_FLAG HSL_RW 2996 2997#define LOOK_VID_CHG 2998#define ACL_RSLT1_LOOK_VID_CHG_BOFFSET 13 2999#define ACL_RSLT1_LOOK_VID_CHG_BLEN 1 3000#define ACL_RSLT1_LOOK_VID_CHG_FLAG HSL_RW 3001 3002#define TRANS_CVID_CHG 3003#define ACL_RSLT1_TRANS_CVID_CHG_BOFFSET 12 3004#define ACL_RSLT1_TRANS_CVID_CHG_BLEN 1 3005#define ACL_RSLT1_TRANS_CVID_CHG_FLAG HSL_RW 3006 3007#define TRANS_SVID_CHG 3008#define ACL_RSLT1_TRANS_SVID_CHG_BOFFSET 11 3009#define ACL_RSLT1_TRANS_SVID_CHG_BLEN 1 3010#define ACL_RSLT1_TRANS_SVID_CHG_FLAG HSL_RW 3011 3012#define CTAG_CFI_CHG 3013#define ACL_RSLT1_CTAG_CFI_CHG_BOFFSET 10 3014#define ACL_RSLT1_CTAG_CFI_CHG_BLEN 1 3015#define ACL_RSLT1_CTAG_CFI_CHG_FLAG HSL_RW 3016 3017#define CTAG_PRI_REMAP 3018#define ACL_RSLT1_CTAG_PRI_REMAP_BOFFSET 9 3019#define ACL_RSLT1_CTAG_PRI_REMAP_BLEN 1 3020#define ACL_RSLT1_CTAG_PRI_REMAP_FLAG HSL_RW 3021 3022#define STAG_DEI_CHG 3023#define ACL_RSLT1_STAG_DEI_CHG_BOFFSET 8 3024#define ACL_RSLT1_STAG_DEI_CHG_BLEN 1 3025#define ACL_RSLT1_STAG_DEI_CHG_FLAG HSL_RW 3026 3027#define STAG_PRI_REMAP 3028#define ACL_RSLT1_STAG_PRI_REMAP_BOFFSET 7 3029#define ACL_RSLT1_STAG_PRI_REMAP_BLEN 1 3030#define ACL_RSLT1_STAG_PRI_REMAP_FLAG HSL_RW 3031 3032#define DSCP_REMAP 3033#define ACL_RSLT1_DSCP_REMAP_BOFFSET 6 3034#define ACL_RSLT1_DSCP_REMAP_BLEN 1 3035#define ACL_RSLT1_DSCP_REMAP_FLAG HSL_RW 3036 3037#define DSCPV 3038#define ACL_RSLT1_DSCPV_BOFFSET 0 3039#define ACL_RSLT1_DSCPV_BLEN 6 3040#define ACL_RSLT1_DSCPV_FLAG HSL_RW 3041 3042#define ACL_RSLT2 12 3043#define ACL_RSLT2_OFFSET 0x5a008 3044#define ACL_RSLT2_E_LENGTH 4 3045#define ACL_RSLT2_E_OFFSET 0x10 3046#define ACL_RSLT2_NR_E 96 3047 3048#define TRIGGER_INTR 3049#define ACL_RSLT2_TRIGGER_INTR_BOFFSET 16 3050#define ACL_RSLT2_TRIGGER_INTR_BLEN 1 3051#define ACL_RSLT2_TRIGGER_INTR_FLAG HSL_RW 3052 3053#define EG_BYPASS 3054#define ACL_RSLT2_EG_BYPASS_BOFFSET 15 3055#define ACL_RSLT2_EG_BYPASS_BLEN 1 3056#define ACL_RSLT2_EG_BYPASS_FLAG HSL_RW 3057 3058#define POLICER_EN 3059#define ACL_RSLT2_POLICER_EN_BOFFSET 14 3060#define ACL_RSLT2_POLICER_EN_BLEN 1 3061#define ACL_RSLT2_POLICER_EN_FLAG HSL_RW 3062 3063#define POLICER_PTR 3064#define ACL_RSLT2_POLICER_PTR_BOFFSET 9 3065#define ACL_RSLT2_POLICER_PTR_BLEN 5 3066#define ACL_RSLT2_POLICER_PTR_FLAG HSL_RW 3067 3068#define FWD_CMD 3069#define ACL_RSLT2_FWD_CMD_BOFFSET 6 3070#define ACL_RSLT2_FWD_CMD_BLEN 3 3071#define ACL_RSLT2_FWD_CMD_FLAG HSL_RW 3072 3073#define MIRR_EN 3074#define ACL_RSLT2_MIRR_EN_BOFFSET 5 3075#define ACL_RSLT2_MIRR_EN_BLEN 1 3076#define ACL_RSLT2_MIRR_EN_FLAG HSL_RW 3077 3078#define DES_PORT_EN 3079#define ACL_RSLT2_DES_PORT_EN_BOFFSET 4 3080#define ACL_RSLT2_DES_PORT_EN_BLEN 1 3081#define ACL_RSLT2_DES_PORT_EN_FLAG HSL_RW 3082 3083#define DES_PORT1 3084#define ACL_RSLT2_DES_PORT1_BOFFSET 0 3085#define ACL_RSLT2_DES_PORT1_BLEN 4 3086#define ACL_RSLT2_DES_PORT1_FLAG HSL_RW 3087 3088 3089 3090 3091 /* MAC Type Rule Field Define */ 3092#define MAC_RUL_V0 0 3093#define MAC_RUL_V0_OFFSET 0x58000 3094#define MAC_RUL_V0_E_LENGTH 4 3095#define MAC_RUL_V0_E_OFFSET 0x20 3096#define MAC_RUL_V0_NR_E 96 3097 3098#define DAV_BYTE2 3099#define MAC_RUL_V0_DAV_BYTE2_BOFFSET 24 3100#define MAC_RUL_V0_DAV_BYTE2_BLEN 8 3101#define MAC_RUL_V0_DAV_BYTE2_FLAG HSL_RW 3102 3103#define DAV_BYTE3 3104#define MAC_RUL_V0_DAV_BYTE3_BOFFSET 16 3105#define MAC_RUL_V0_DAV_BYTE3_BLEN 8 3106#define MAC_RUL_V0_DAV_BYTE3_FLAG HSL_RW 3107 3108#define DAV_BYTE4 3109#define MAC_RUL_V0_DAV_BYTE4_BOFFSET 8 3110#define MAC_RUL_V0_DAV_BYTE4_BLEN 8 3111#define MAC_RUL_V0_DAV_BYTE4_FLAG HSL_RW 3112 3113#define DAV_BYTE5 3114#define MAC_RUL_V0_DAV_BYTE5_BOFFSET 0 3115#define MAC_RUL_V0_DAV_BYTE5_BLEN 8 3116#define MAC_RUL_V0_DAV_BYTE5_FLAG HSL_RW 3117 3118 3119#define MAC_RUL_V1 1 3120#define MAC_RUL_V1_OFFSET 0x58004 3121#define MAC_RUL_V1_E_LENGTH 4 3122#define MAC_RUL_V1_E_OFFSET 0x20 3123#define MAC_RUL_V1_NR_E 96 3124 3125#define SAV_BYTE4 3126#define MAC_RUL_V1_SAV_BYTE4_BOFFSET 24 3127#define MAC_RUL_V1_SAV_BYTE4_BLEN 8 3128#define MAC_RUL_V1_SAV_BYTE4_FLAG HSL_RW 3129 3130#define SAV_BYTE5 3131#define MAC_RUL_V1_SAV_BYTE5_BOFFSET 16 3132#define MAC_RUL_V1_SAV_BYTE5_BLEN 8 3133#define MAC_RUL_V1_SAV_BYTE5_FLAG HSL_RW 3134 3135#define DAV_BYTE0 3136#define MAC_RUL_V1_DAV_BYTE0_BOFFSET 8 3137#define MAC_RUL_V1_DAV_BYTE0_BLEN 8 3138#define MAC_RUL_V1_DAV_BYTE0_FLAG HSL_RW 3139 3140#define DAV_BYTE1 3141#define MAC_RUL_V1_DAV_BYTE1_BOFFSET 0 3142#define MAC_RUL_V1_DAV_BYTE1_BLEN 8 3143#define MAC_RUL_V1_DAV_BYTE1_FLAG HSL_RW 3144 3145 3146#define MAC_RUL_V2 2 3147#define MAC_RUL_V2_OFFSET 0x58008 3148#define MAC_RUL_V2_E_LENGTH 4 3149#define MAC_RUL_V2_E_OFFSET 0x20 3150#define MAC_RUL_V2_NR_E 96 3151 3152#define SAV_BYTE0 3153#define MAC_RUL_V2_SAV_BYTE0_BOFFSET 24 3154#define MAC_RUL_V2_SAV_BYTE0_BLEN 8 3155#define MAC_RUL_V2_SAV_BYTE0_FLAG HSL_RW 3156 3157#define SAV_BYTE1 3158#define MAC_RUL_V2_SAV_BYTE1_BOFFSET 16 3159#define MAC_RUL_V2_SAV_BYTE1_BLEN 8 3160#define MAC_RUL_V2_SAV_BYTE1_FLAG HSL_RW 3161 3162#define SAV_BYTE2 3163#define MAC_RUL_V2_SAV_BYTE2_BOFFSET 8 3164#define MAC_RUL_V2_SAV_BYTE2_BLEN 8 3165#define MAC_RUL_V2_SAV_BYTE2_FLAG HSL_RW 3166 3167#define SAV_BYTE3 3168#define MAC_RUL_V2_SAV_BYTE3_BOFFSET 0 3169#define MAC_RUL_V2_SAV_BYTE3_BLEN 8 3170#define MAC_RUL_V2_SAV_BYTE3_FLAG HSL_RW 3171 3172 3173#define MAC_RUL_V3 3 3174#define MAC_RUL_V3_ID 13 3175#define MAC_RUL_V3_OFFSET 0x5800c 3176#define MAC_RUL_V3_E_LENGTH 4 3177#define MAC_RUL_V3_E_OFFSET 0x20 3178#define MAC_RUL_V3_NR_E 96 3179 3180#define ETHTYPV 3181#define MAC_RUL_V3_ETHTYPV_BOFFSET 16 3182#define MAC_RUL_V3_ETHTYPV_BLEN 16 3183#define MAC_RUL_V3_ETHTYPV_FLAG HSL_RW 3184 3185#define VLANPRIV 3186#define MAC_RUL_V3_VLANPRIV_BOFFSET 13 3187#define MAC_RUL_V3_VLANPRIV_BLEN 3 3188#define MAC_RUL_V3_VLANPRIV_FLAG HSL_RW 3189 3190#define VLANCFIV 3191#define MAC_RUL_V3_VLANCFIV_BOFFSET 12 3192#define MAC_RUL_V3_VLANCFIV_BLEN 1 3193#define MAC_RUL_V3_VLANCFIV_FLAG HSL_RW 3194 3195#define VLANIDV 3196#define MAC_RUL_V3_VLANIDV_BOFFSET 0 3197#define MAC_RUL_V3_VLANIDV_BLEN 12 3198#define MAC_RUL_V3_VLANIDV_FLAG HSL_RW 3199 3200 3201#define MAC_RUL_V4 4 3202#define MAC_RUL_V4_OFFSET 0x58010 3203#define MAC_RUL_V4_E_LENGTH 4 3204#define MAC_RUL_V4_E_OFFSET 0x20 3205#define MAC_RUL_V4_NR_E 96 3206 3207#define RULE_INV 3208#define MAC_RUL_V4_RULE_INV_BOFFSET 7 3209#define MAC_RUL_V4_RULE_INV_BLEN 1 3210#define MAC_RUL_V4_RULE_INV_FLAG HSL_RW 3211 3212#define SRC_PT 3213#define MAC_RUL_V4_SRC_PT_BOFFSET 0 3214#define MAC_RUL_V4_SRC_PT_BLEN 7 3215#define MAC_RUL_V4_SRC_PT_FLAG HSL_RW 3216 3217 3218#define MAC_RUL_M0 5 3219#define MAC_RUL_M0_OFFSET 0x59000 3220#define MAC_RUL_M0_E_LENGTH 4 3221#define MAC_RUL_M0_E_OFFSET 0x20 3222#define MAC_RUL_M0_NR_E 96 3223 3224#define DAM_BYTE2 3225#define MAC_RUL_M0_DAM_BYTE2_BOFFSET 24 3226#define MAC_RUL_M0_DAM_BYTE2_BLEN 8 3227#define MAC_RUL_M0_DAM_BYTE2_FLAG HSL_RW 3228 3229#define DAM_BYTE3 3230#define MAC_RUL_M0_DAM_BYTE3_BOFFSET 16 3231#define MAC_RUL_M0_DAM_BYTE3_BLEN 8 3232#define MAC_RUL_M0_DAM_BYTE3_FLAG HSL_RW 3233 3234#define DAM_BYTE4 3235#define MAC_RUL_M0_DAM_BYTE4_BOFFSET 8 3236#define MAC_RUL_M0_DAM_BYTE4_BLEN 8 3237#define MAC_RUL_M0_DAM_BYTE4_FLAG HSL_RW 3238 3239#define DAM_BYTE5 3240#define MAC_RUL_M0_DAM_BYTE5_BOFFSET 0 3241#define MAC_RUL_M0_DAM_BYTE5_BLEN 8 3242#define MAC_RUL_M0_DAM_BYTE5_FLAG HSL_RW 3243 3244 3245#define MAC_RUL_M1 6 3246#define MAC_RUL_M1_OFFSET 0x59004 3247#define MAC_RUL_M1_E_LENGTH 4 3248#define MAC_RUL_M1_E_OFFSET 0x20 3249#define MAC_RUL_M1_NR_E 96 3250 3251#define SAM_BYTE4 3252#define MAC_RUL_M1_SAM_BYTE4_BOFFSET 24 3253#define MAC_RUL_M1_SAM_BYTE4_BLEN 8 3254#define MAC_RUL_M1_SAM_BYTE4_FLAG HSL_RW 3255 3256#define SAM_BYTE5 3257#define MAC_RUL_M1_SAM_BYTE5_BOFFSET 16 3258#define MAC_RUL_M1_SAM_BYTE5_BLEN 8 3259#define MAC_RUL_M1_SAM_BYTE5_FLAG HSL_RW 3260 3261#define DAM_BYTE0 3262#define MAC_RUL_M1_DAM_BYTE0_BOFFSET 8 3263#define MAC_RUL_M1_DAM_BYTE0_BLEN 8 3264#define MAC_RUL_M1_DAM_BYTE0_FLAG HSL_RW 3265 3266#define DAM_BYTE1 3267#define MAC_RUL_M1_DAM_BYTE1_BOFFSET 0 3268#define MAC_RUL_M1_DAM_BYTE1_BLEN 8 3269#define MAC_RUL_M1_DAM_BYTE1_FLAG HSL_RW 3270 3271 3272#define MAC_RUL_M2 7 3273#define MAC_RUL_M2_OFFSET 0x59008 3274#define MAC_RUL_M2_E_LENGTH 4 3275#define MAC_RUL_M2_E_OFFSET 0x20 3276#define MAC_RUL_M2_NR_E 96 3277 3278#define SAM_BYTE0 3279#define MAC_RUL_M2_SAM_BYTE0_BOFFSET 24 3280#define MAC_RUL_M2_SAM_BYTE0_BLEN 8 3281#define MAC_RUL_M2_SAM_BYTE0_FLAG HSL_RW 3282 3283#define SAM_BYTE1 3284#define MAC_RUL_M2_SAM_BYTE1_BOFFSET 16 3285#define MAC_RUL_M2_SAM_BYTE1_BLEN 8 3286#define MAC_RUL_M2_SAM_BYTE1_FLAG HSL_RW 3287 3288#define SAM_BYTE2 3289#define MAC_RUL_M2_SAM_BYTE2_BOFFSET 8 3290#define MAC_RUL_M2_SAM_BYTE2_BLEN 8 3291#define MAC_RUL_M2_SAM_BYTE2_FLAG HSL_RW 3292 3293#define SAM_BYTE3 3294#define MAC_RUL_M2_SAM_BYTE3_BOFFSET 0 3295#define MAC_RUL_M2_SAM_BYTE3_BLEN 8 3296#define MAC_RUL_M2_SAM_BYTE3_FLAG HSL_RW 3297 3298 3299#define MAC_RUL_M3 8 3300#define MAC_RUL_M3_OFFSET 0x5900c 3301#define MAC_RUL_M3_E_LENGTH 4 3302#define MAC_RUL_M3_E_OFFSET 0x20 3303#define MAC_RUL_M3_NR_E 96 3304 3305#define ETHTYPM 3306#define MAC_RUL_M3_ETHTYPM_BOFFSET 16 3307#define MAC_RUL_M3_ETHTYPM_BLEN 16 3308#define MAC_RUL_M3_ETHTYPM_FLAG HSL_RW 3309 3310#define VLANPRIM 3311#define MAC_RUL_M3_VLANPRIM_BOFFSET 13 3312#define MAC_RUL_M3_VLANPRIM_BLEN 3 3313#define MAC_RUL_M3_VLANPRIM_FLAG HSL_RW 3314 3315#define VLANCFIM 3316#define MAC_RUL_M3_VLANCFIM_BOFFSET 12 3317#define MAC_RUL_M3_VLANCFIM_BLEN 1 3318#define MAC_RUL_M3_VLANCFIM_FLAG HSL_RW 3319 3320#define VLANIDM 3321#define MAC_RUL_M3_VLANIDM_BOFFSET 0 3322#define MAC_RUL_M3_VLANIDM_BLEN 12 3323#define MAC_RUL_M3_VLANIDM_FLAG HSL_RW 3324 3325 3326#define MAC_RUL_M4 9 3327#define MAC_RUL_M4_OFFSET 0x59010 3328#define MAC_RUL_M4_E_LENGTH 4 3329#define MAC_RUL_M4_E_OFFSET 0x20 3330#define MAC_RUL_M4_NR_E 96 3331 3332#define RULE_VALID 3333#define MAC_RUL_M4_RULE_VALID_BOFFSET 6 3334#define MAC_RUL_M4_RULE_VALID_BLEN 2 3335#define MAC_RUL_M4_RULE_VALID_FLAG HSL_RW 3336 3337#define TAGGEDM 3338#define MAC_RUL_M4_TAGGEDM_BOFFSET 5 3339#define MAC_RUL_M4_TAGGEDM_BLEN 1 3340#define MAC_RUL_M4_TAGGEDM_FLAG HSL_RW 3341 3342#define TAGGEDV 3343#define MAC_RUL_M4_TAGGEDV_BOFFSET 4 3344#define MAC_RUL_M4_TAGGEDV_BLEN 1 3345#define MAC_RUL_M4_TAGGEDV_FLAG HSL_RW 3346 3347#define VIDMSK 3348#define MAC_RUL_M4_VIDMSK_BOFFSET 3 3349#define MAC_RUL_M4_VIDMSK_BLEN 1 3350#define MAC_RUL_M4_VIDMSK_FLAG HSL_RW 3351 3352#define RULE_TYP 3353#define MAC_RUL_M4_RULE_TYP_BOFFSET 0 3354#define MAC_RUL_M4_RULE_TYP_BLEN 3 3355#define MAC_RUL_M4_RULE_TYP_FLAG HSL_RW 3356 3357 3358 3359 3360 /* IP4 Type Rule Field Define */ 3361#define IP4_RUL_V0 0 3362#define IP4_RUL_V0_OFFSET 0x58000 3363#define IP4_RUL_V0_E_LENGTH 4 3364#define IP4_RUL_V0_E_OFFSET 0x20 3365#define IP4_RUL_V0_NR_E 96 3366 3367#define DIPV 3368#define IP4_RUL_V0_DIPV_BOFFSET 0 3369#define IP4_RUL_V0_DIPV_BLEN 32 3370#define IP4_RUL_V0_DIPV_FLAG HSL_RW 3371 3372 3373#define IP4_RUL_V1 1 3374#define IP4_RUL_V1_OFFSET 0x58004 3375#define IP4_RUL_V1_E_LENGTH 4 3376#define IP4_RUL_V1_E_OFFSET 0x20 3377#define IP4_RUL_V1_NR_E 96 3378 3379#define SIPV 3380#define IP4_RUL_V1_SIPV_BOFFSET 0 3381#define IP4_RUL_V1_SIPV_BLEN 32 3382#define IP4_RUL_V1_SIPV_FLAG HSL_RW 3383 3384 3385#define IP4_RUL_V2 2 3386#define IP4_RUL_V2_OFFSET 0x58008 3387#define IP4_RUL_V2_E_LENGTH 4 3388#define IP4_RUL_V2_E_OFFSET 0x20 3389#define IP4_RUL_V2_NR_E 96 3390 3391#define IP4PROTV 3392#define IP4_RUL_V2_IP4PROTV_BOFFSET 0 3393#define IP4_RUL_V2_IP4PROTV_BLEN 8 3394#define IP4_RUL_V2_IP4PROTV_FLAG HSL_RW 3395 3396#define IP4DSCPV 3397#define IP4_RUL_V2_IP4DSCPV_BOFFSET 8 3398#define IP4_RUL_V2_IP4DSCPV_BLEN 8 3399#define IP4_RUL_V2_IP4DSCPV_FLAG HSL_RW 3400 3401#define IP4DPORTV 3402#define IP4_RUL_V2_IP4DPORTV_BOFFSET 16 3403#define IP4_RUL_V2_IP4DPORTV_BLEN 16 3404#define IP4_RUL_V2_IP4DPORTV_FLAG HSL_RW 3405 3406 3407#define IP4_RUL_V3 3 3408#define IP4_RUL_V3_OFFSET 0x5800c 3409#define IP4_RUL_V3_E_LENGTH 4 3410#define IP4_RUL_V3_E_OFFSET 0x20 3411#define IP4_RUL_V3_NR_E 96 3412 3413#define IP4TCPFLAGV 3414#define IP4_RUL_V3_IP4TCPFLAGV_BOFFSET 24 3415#define IP4_RUL_V3_IP4TCPFLAGV_BLEN 6 3416#define IP4_RUL_V3_IP4TCPFLAGV_FLAG HSL_RW 3417 3418#define IP4DHCPV 3419#define IP4_RUL_V3_IP4DHCPV_BOFFSET 22 3420#define IP4_RUL_V3_IP4DHCPV_BLEN 1 3421#define IP4_RUL_V3_IP4DHCPV_FLAG HSL_RW 3422 3423#define IP4RIPV 3424#define IP4_RUL_V3_IP4RIPV_BOFFSET 21 3425#define IP4_RUL_V3_IP4RIPV_BLEN 1 3426#define IP4_RUL_V3_IP4RIPV_FLAG HSL_RW 3427 3428#define ICMP_EN 3429#define IP4_RUL_V3_ICMP_EN_BOFFSET 20 3430#define IP4_RUL_V3_ICMP_EN_BLEN 1 3431#define IP4_RUL_V3_ICMP_EN_FLAG HSL_RW 3432 3433#define IP4SPORTV 3434#define IP4_RUL_V3_IP4SPORTV_BOFFSET 0 3435#define IP4_RUL_V3_IP4SPORTV_BLEN 16 3436#define IP4_RUL_V3_IP4SPORTV_FLAG HSL_RW 3437 3438#define IP4ICMPTYPV 3439#define IP4_RUL_V3_IP4ICMPTYPV_BOFFSET 8 3440#define IP4_RUL_V3_IP4ICMPTYPV_BLEN 8 3441#define IP4_RUL_V3_IP4ICMPTYPV_FLAG HSL_RW 3442 3443#define IP4ICMPCODEV 3444#define IP4_RUL_V3_IP4ICMPCODEV_BOFFSET 0 3445#define IP4_RUL_V3_IP4ICMPCODEV_BLEN 8 3446#define IP4_RUL_V3_IP4ICMPCODEV_FLAG HSL_RW 3447 3448 3449#define IP4_RUL_V4 4 3450#define IP4_RUL_V4_OFFSET 0x58010 3451#define IP4_RUL_V4_E_LENGTH 4 3452#define IP4_RUL_V4_E_OFFSET 0x20 3453#define IP4_RUL_V4_NR_E 96 3454 3455 3456#define IP4_RUL_M0 5 3457#define IP4_RUL_M0_OFFSET 0x59000 3458#define IP4_RUL_M0_E_LENGTH 4 3459#define IP4_RUL_M0_E_OFFSET 0x20 3460#define IP4_RUL_M0_NR_E 96 3461 3462#define DIPM 3463#define IP4_RUL_M0_DIPM_BOFFSET 0 3464#define IP4_RUL_M0_DIPM_BLEN 32 3465#define IP4_RUL_M0_DIPM_FLAG HSL_RW 3466 3467 3468#define IP4_RUL_M1 6 3469#define IP4_RUL_M1_OFFSET 0x59004 3470#define IP4_RUL_M1_E_LENGTH 4 3471#define IP4_RUL_M1_E_OFFSET 0x20 3472#define IP4_RUL_M1_NR_E 96 3473 3474#define SIPM 3475#define IP4_RUL_M1_SIPM_BOFFSET 0 3476#define IP4_RUL_M1_SIPM_BLEN 32 3477#define IP4_RUL_M1_SIPM_FLAG HSL_RW 3478 3479 3480#define IP4_RUL_M2 7 3481#define IP4_RUL_M2_OFFSET 0x59008 3482#define IP4_RUL_M2_E_LENGTH 4 3483#define IP4_RUL_M2_E_OFFSET 0x20 3484#define IP4_RUL_M2_NR_E 96 3485 3486#define IP4PROTM 3487#define IP4_RUL_M2_IP4PROTM_BOFFSET 0 3488#define IP4_RUL_M2_IP4PROTM_BLEN 8 3489#define IP4_RUL_M2_IP4PROTM_FLAG HSL_RW 3490 3491#define IP4DSCPM 3492#define IP4_RUL_M2_IP4DSCPM_BOFFSET 8 3493#define IP4_RUL_M2_IP4DSCPM_BLEN 8 3494#define IP4_RUL_M2_IP4DSCPM_FLAG HSL_RW 3495 3496#define IP4DPORTM 3497#define IP4_RUL_M2_IP4DPORTM_BOFFSET 16 3498#define IP4_RUL_M2_IP4DPORTM_BLEN 16 3499#define IP4_RUL_M2_IP4DPORTM_FLAG HSL_RW 3500 3501 3502#define IP4_RUL_M3 8 3503#define IP4_RUL_M3_OFFSET 0x5900c 3504#define IP4_RUL_M3_E_LENGTH 4 3505#define IP4_RUL_M3_E_OFFSET 0x20 3506#define IP4_RUL_M3_NR_E 96 3507 3508#define IP4TCPFLAGM 3509#define IP4_RUL_M3_IP4TCPFLAGM_BOFFSET 24 3510#define IP4_RUL_M3_IP4TCPFLAGM_BLEN 6 3511#define IP4_RUL_M3_IP4TCPFLAGM_FLAG HSL_RW 3512 3513#define IP4DHCPM 3514#define IP4_RUL_M3_IP4DHCPM_BOFFSET 22 3515#define IP4_RUL_M3_IP4DHCPM_BLEN 1 3516#define IP4_RUL_M3_IP4DHCPM_FLAG HSL_RW 3517 3518#define IP4RIPM 3519#define IP4_RUL_M3_IP4RIPM_BOFFSET 21 3520#define IP4_RUL_M3_IP4RIPM_BLEN 1 3521#define IP4_RUL_M3_IP4RIPM_FLAG HSL_RW 3522 3523#define IP4DPORTM_EN 3524#define IP4_RUL_M3_IP4DPORTM_EN_BOFFSET 17 3525#define IP4_RUL_M3_IP4DPORTM_EN_BLEN 1 3526#define IP4_RUL_M3_IP4DPORTM_EN_FLAG HSL_RW 3527 3528#define IP4SPORTM_EN 3529#define IP4_RUL_M3_IP4SPORTM_EN_BOFFSET 16 3530#define IP4_RUL_M3_IP4SPORTM_EN_BLEN 1 3531#define IP4_RUL_M3_IP4SPORTM_EN_FLAG HSL_RW 3532 3533#define IP4SPORTM 3534#define IP4_RUL_M3_IP4SPORTM_BOFFSET 0 3535#define IP4_RUL_M3_IP4SPORTM_BLEN 16 3536#define IP4_RUL_M3_IP4SPORTM_FLAG HSL_RW 3537 3538#define IP4ICMPTYPM 3539#define IP4_RUL_M3_IP4ICMPTYPM_BOFFSET 8 3540#define IP4_RUL_M3_IP4ICMPTYPM_BLEN 8 3541#define IP4_RUL_M3_IP4ICMPTYPM_FLAG HSL_RW 3542 3543#define IP4ICMPCODEM 3544#define IP4_RUL_M3_IP4ICMPCODEM_BOFFSET 0 3545#define IP4_RUL_M3_IP4ICMPCODEM_BLEN 8 3546#define IP4_RUL_M3_IP4ICMPCODEM_FLAG HSL_RW 3547 3548 3549#define IP4_RUL_M4 9 3550#define IP4_RUL_M4_OFFSET 0x59010 3551#define IP4_RUL_M4_E_LENGTH 4 3552#define IP4_RUL_M4_E_OFFSET 0x20 3553#define IP4_RUL_M4_NR_E 32 3554 3555 3556 3557 3558 /* IP6 Type1 Rule Field Define */ 3559#define IP6_RUL1_V0 0 3560#define IP6_RUL1_V0_OFFSET 0x58000 3561#define IP6_RUL1_V0_E_LENGTH 4 3562#define IP6_RUL1_V0_E_OFFSET 0x20 3563#define IP6_RUL1_V0_NR_E 96 3564 3565#define IP6_DIPV0 3566#define IP6_RUL1_V0_IP6_DIPV0_BOFFSET 0 3567#define IP6_RUL1_V0_IP6_DIPV0_BLEN 32 3568#define IP6_RUL1_V0_IP6_DIPV0_FLAG HSL_RW 3569 3570 3571#define IP6_RUL1_V1 1 3572#define IP6_RUL1_V1_OFFSET 0x58004 3573#define IP6_RUL1_V1_E_LENGTH 4 3574#define IP6_RUL1_V1_E_OFFSET 0x20 3575#define IP6_RUL1_V1_NR_E 96 3576 3577#define IP6_DIPV1 3578#define IP6_RUL1_V1_IP6_DIPV1_BOFFSET 0 3579#define IP6_RUL1_V1_IP6_DIPv1_BLEN 32 3580#define IP6_RUL1_V1_IP6_DIPV1_FLAG HSL_RW 3581 3582 3583#define IP6_RUL1_V2 2 3584#define IP6_RUL1_V2_OFFSET 0x58008 3585#define IP6_RUL1_V2_E_LENGTH 4 3586#define IP6_RUL1_V2_E_OFFSET 0x20 3587#define IP6_RUL1_V2_NR_E 96 3588 3589#define IP6_DIPV2 3590#define IP6_RUL1_V2_IP6_DIPV2_BOFFSET 0 3591#define IP6_RUL1_V2_IP6_DIPv2_BLEN 32 3592#define IP6_RUL1_V2_IP6_DIPV2_FLAG HSL_RW 3593 3594 3595#define IP6_RUL1_V3 3 3596#define IP6_RUL1_V3_OFFSET 0x5800c 3597#define IP6_RUL1_V3_E_LENGTH 4 3598#define IP6_RUL1_V3_E_OFFSET 0x20 3599#define IP6_RUL1_V3_NR_E 96 3600 3601#define IP6_DIPV3 3602#define IP6_RUL1_V3_IP6_DIPV3_BOFFSET 0 3603#define IP6_RUL1_V3_IP6_DIPv3_BLEN 32 3604#define IP6_RUL1_V3_IP6_DIPV3_FLAG HSL_RW 3605 3606 3607#define IP6_RUL1_V4 4 3608#define IP6_RUL1_V4_OFFSET 0x58010 3609#define IP6_RUL1_V4_E_LENGTH 4 3610#define IP6_RUL1_V4_E_OFFSET 0x20 3611#define IP6_RUL1_V4_NR_E 96 3612 3613 3614#define IP6_RUL1_M0 5 3615#define IP6_RUL1_M0_OFFSET 0x59000 3616#define IP6_RUL1_M0_E_LENGTH 4 3617#define IP6_RUL1_M0_E_OFFSET 0x20 3618#define IP6_RUL1_M0_NR_E 96 3619 3620#define IP6_DIPM0 3621#define IP6_RUL1_M0_IP6_DIPM0_BOFFSET 0 3622#define IP6_RUL1_M0_IP6_DIPM0_BLEN 32 3623#define IP6_RUL1_M0_IP6_DIPM0_FLAG HSL_RW 3624 3625 3626#define IP6_RUL1_M1 6 3627#define IP6_RUL1_M1_OFFSET 0x59004 3628#define IP6_RUL1_M1_E_LENGTH 4 3629#define IP6_RUL1_M1_E_OFFSET 0x20 3630#define IP6_RUL1_M1_NR_E 96 3631 3632#define IP6_DIPM1 3633#define IP6_RUL1_M1_IP6_DIPM1_BOFFSET 0 3634#define IP6_RUL1_M1_IP6_DIPM1_BLEN 32 3635#define IP6_RUL1_M1_IP6_DIPM1_FLAG HSL_RW 3636 3637 3638#define IP6_RUL1_M2 7 3639#define IP6_RUL1_M2_OFFSET 0x59008 3640#define IP6_RUL1_M2_E_LENGTH 4 3641#define IP6_RUL1_M2_E_OFFSET 0x20 3642#define IP6_RUL1_M2_NR_E 96 3643 3644#define IP6_DIPM2 3645#define IP6_RUL1_M2_IP6_DIPM2_BOFFSET 0 3646#define IP6_RUL1_M2_IP6_DIPM2_BLEN 32 3647#define IP6_RUL1_M2_IP6_DIPM2_FLAG HSL_RW 3648 3649 3650#define IP6_RUL1_M3 8 3651#define IP6_RUL1_M3_OFFSET 0x5900c 3652#define IP6_RUL1_M3_E_LENGTH 4 3653#define IP6_RUL1_M3_E_OFFSET 0x20 3654#define IP6_RUL1_M3_NR_E 96 3655 3656#define IP6_DIPM3 3657#define IP6_RUL1_M3_IP6_DIPM3_BOFFSET 0 3658#define IP6_RUL1_M3_IP6_DIPM3_BLEN 32 3659#define IP6_RUL1_M3_IP6_DIPM3_FLAG HSL_RW 3660 3661 3662#define IP6_RUL1_M4 9 3663#define IP6_RUL1_M4_OFFSET 0x59010 3664#define IP6_RUL1_M4_E_LENGTH 4 3665#define IP6_RUL1_M4_E_OFFSET 0x20 3666#define IP6_RUL1_M4_NR_E 96 3667 3668 3669 3670 3671 /* IP6 Type2 Rule Field Define */ 3672#define IP6_RUL2_V0 0 3673#define IP6_RUL2_V0_OFFSET 0x58000 3674#define IP6_RUL2_V0_E_LENGTH 4 3675#define IP6_RUL2_V0_E_OFFSET 0x20 3676#define IP6_RUL2_V0_NR_E 96 3677 3678#define IP6_SIPV0 3679#define IP6_RUL2_V0_IP6_SIPV0_BOFFSET 0 3680#define IP6_RUL2_V0_IP6_SIPv0_BLEN 32 3681#define IP6_RUL2_V0_IP6_SIPV0_FLAG HSL_RW 3682 3683 3684#define IP6_RUL2_V1 1 3685#define IP6_RUL2_V1_OFFSET 0x58004 3686#define IP6_RUL2_V1_E_LENGTH 4 3687#define IP6_RUL2_V1_E_OFFSET 0x20 3688#define IP6_RUL2_V1_NR_E 96 3689 3690#define IP6_SIPV1 3691#define IP6_RUL2_V1_IP6_SIPV1_BOFFSET 0 3692#define IP6_RUL2_V1_IP6_SIPv1_BLEN 32 3693#define IP6_RUL2_V1_IP6_SIPV1_FLAG HSL_RW 3694 3695 3696#define IP6_RUL2_V2 2 3697#define IP6_RUL2_V2_OFFSET 0x58008 3698#define IP6_RUL2_V2_E_LENGTH 4 3699#define IP6_RUL2_V2_E_OFFSET 0x20 3700#define IP6_RUL2_V2_NR_E 96 3701 3702#define IP6_SIPV2 3703#define IP6_RUL2_V2_IP6_SIPV2_BOFFSET 0 3704#define IP6_RUL2_V2_IP6_SIPv2_BLEN 32 3705#define IP6_RUL2_V2_IP6_SIPV2_FLAG HSL_RW 3706 3707 3708#define IP6_RUL2_V3 3 3709#define IP6_RUL2_V3_OFFSET 0x5800c 3710#define IP6_RUL2_V3_E_LENGTH 4 3711#define IP6_RUL2_V3_E_OFFSET 0x20 3712#define IP6_RUL2_V3_NR_E 96 3713 3714#define IP6_SIPV3 3715#define IP6_RUL2_V3_IP6_SIPV3_BOFFSET 0 3716#define IP6_RUL2_V3_IP6_SIPv3_BLEN 32 3717#define IP6_RUL2_V3_IP6_SIPV3_FLAG HSL_RW 3718 3719 3720#define IP6_RUL2_V4 4 3721#define IP6_RUL2_V4_OFFSET 0x58010 3722#define IP6_RUL2_V4_E_LENGTH 4 3723#define IP6_RUL2_V4_E_OFFSET 0x20 3724#define IP6_RUL2_V4_NR_E 96 3725 3726 3727#define IP6_RUL2_M0 5 3728#define IP6_RUL2_M0_OFFSET 0x59000 3729#define IP6_RUL2_M0_E_LENGTH 4 3730#define IP6_RUL2_M0_E_OFFSET 0x20 3731#define IP6_RUL2_M0_NR_E 96 3732 3733#define IP6_SIPM0 3734#define IP6_RUL2_M0_IP6_SIPM0_BOFFSET 0 3735#define IP6_RUL2_M0_IP6_SIPM0_BLEN 32 3736#define IP6_RUL2_M0_IP6_SIPM0_FLAG HSL_RW 3737 3738 3739#define IP6_RUL2_M1 6 3740#define IP6_RUL2_M1_OFFSET 0x59004 3741#define IP6_RUL2_M1_E_LENGTH 4 3742#define IP6_RUL2_M1_E_OFFSET 0x20 3743#define IP6_RUL2_M1_NR_E 96 3744 3745#define IP6_SIPM1 3746#define IP6_RUL2_M1_IP6_DIPM1_BOFFSET 0 3747#define IP6_RUL2_M1_IP6_DIPM1_BLEN 32 3748#define IP6_RUL2_M1_IP6_DIPM1_FLAG HSL_RW 3749 3750 3751#define IP6_RUL2_M2 7 3752#define IP6_RUL2_M2_OFFSET 0x59008 3753#define IP6_RUL2_M2_E_LENGTH 4 3754#define IP6_RUL2_M2_E_OFFSET 0x20 3755#define IP6_RUL2_M2_NR_E 96 3756 3757#define IP6_SIPM2 3758#define IP6_RUL2_M2_IP6_DIPM2_BOFFSET 0 3759#define IP6_RUL2_M2_IP6_DIPM2_BLEN 32 3760#define IP6_RUL2_M2_IP6_DIPM2_FLAG HSL_RW 3761 3762 3763#define IP6_RUL2_M3 8 3764#define IP6_RUL2_M3_OFFSET 0x5900c 3765#define IP6_RUL2_M3_E_LENGTH 4 3766#define IP6_RUL2_M3_E_OFFSET 0x20 3767#define IP6_RUL2_M3_NR_E 96 3768 3769#define IP6_SIPM3 3770#define IP6_RUL2_M3_IP6_SIPM3_BOFFSET 0 3771#define IP6_RUL2_M3_IP6_SIPM3_BLEN 32 3772#define IP6_RUL2_M3_IP6_SIPM3_FLAG HSL_RW 3773 3774 3775#define IP6_RUL2_M4 9 3776#define IP6_RUL2_M4_OFFSET 0x59010 3777#define IP6_RUL2_M4_E_LENGTH 4 3778#define IP6_RUL2_M4_E_OFFSET 0x20 3779#define IP6_RUL2_M4_NR_E 96 3780 3781 3782 3783 3784 /* IP6 Type3 Rule Field Define */ 3785#define IP6_RUL3_V0 0 3786#define IP6_RUL3_V0_OFFSET 0x58000 3787#define IP6_RUL3_V0_E_LENGTH 4 3788#define IP6_RUL3_V0_E_OFFSET 0x20 3789#define IP6_RUL3_V0_NR_E 96 3790 3791#define IP6PROTV 3792#define IP6_RUL3_V0_IP6PROTV_BOFFSET 0 3793#define IP6_RUL3_V0_IP6PROTV_BLEN 8 3794#define IP6_RUL3_V0_IP6PROTV_FLAG HSL_RW 3795 3796#define IP6DSCPV 3797#define IP6_RUL3_V0_IP6DSCPV_BOFFSET 8 3798#define IP6_RUL3_V0_IP6DSCPV_BLEN 8 3799#define IP6_RUL3_V0_IP6DSCPV_FLAG HSL_RW 3800 3801 3802#define IP6_RUL3_V1 1 3803#define IP6_RUL3_V1_OFFSET 0x58004 3804#define IP6_RUL3_V1_E_LENGTH 4 3805#define IP6_RUL3_V1_E_OFFSET 0x20 3806#define IP6_RUL3_V1_NR_E 96 3807 3808#define IP6LABEL1V 3809#define IP6_RUL3_V1_IP6LABEL1V_BOFFSET 16 3810#define IP6_RUL3_V1_IP6LABEL1V_BLEN 16 3811#define IP6_RUL3_V1_IP6LABEL1V_FLAG HSL_RW 3812 3813 3814#define IP6_RUL3_V2 2 3815#define IP6_RUL3_V2_OFFSET 0x58008 3816#define IP6_RUL3_V2_E_LENGTH 4 3817#define IP6_RUL3_V2_E_OFFSET 0x20 3818#define IP6_RUL3_V2_NR_E 96 3819 3820#define IP6LABEL2V 3821#define IP6_RUL3_V2_IP6LABEL2V_BOFFSET 0 3822#define IP6_RUL3_V2_IP6LABEL2V_BLEN 4 3823#define IP6_RUL3_V2_IP6LABEL2V_FLAG HSL_RW 3824 3825#define IP6DPORTV 3826#define IP6_RUL3_V2_IP6DPORTV_BOFFSET 16 3827#define IP6_RUL3_V2_IP6DPORTV_BLEN 16 3828#define IP6_RUL3_V2_IP6DPORTV_FLAG HSL_RW 3829 3830 3831#define IP6_RUL3_V3 3 3832#define IP6_RUL3_V3_OFFSET 0x5800c 3833#define IP6_RUL3_V3_E_LENGTH 4 3834#define IP6_RUL3_V3_E_OFFSET 0x20 3835#define IP6_RUL3_V3_NR_E 96 3836 3837#define IP6TCPFLAGV 3838#define IP6_RUL3_V3_IP6TCPFLAGV_BOFFSET 24 3839#define IP6_RUL3_V3_IP6TCPFLAGV_BLEN 6 3840#define IP6_RUL3_V3_IP6TCPFLAGV_FLAG HSL_RW 3841 3842#define IP6FWDTYPV 3843#define IP6_RUL3_V3_IP6FWDTYPV_BOFFSET 23 3844#define IP6_RUL3_V3_IP6FWDTYPV_BLEN 1 3845#define IP6_RUL3_V3_IP6FWDTYPV_FLAG HSL_RW 3846 3847#define IP6DHCPV 3848#define IP6_RUL3_V3_IP6DHCPV_BOFFSET 22 3849#define IP6_RUL3_V3_IP6DHCPV_BLEN 1 3850#define IP6_RUL3_V3_IP6DHCPV_FLAG HSL_RW 3851 3852#define ICMP6_EN 3853#define IP6_RUL3_V3_ICMP6_EN_BOFFSET 20 3854#define IP6_RUL3_V3_ICMP6_EN_BLEN 1 3855#define IP6_RUL3_V3_ICMP6_EN_FLAG HSL_RW 3856 3857#define IP6SPORTV 3858#define IP6_RUL3_V3_IP6SPORTV_BOFFSET 0 3859#define IP6_RUL3_V3_IP6SPORTV_BLEN 16 3860#define IP6_RUL3_V3_IP6SPORTV_FLAG HSL_RW 3861 3862#define IP6ICMPTYPV 3863#define IP6_RUL3_V3_IP6ICMPTYPV_BOFFSET 8 3864#define IP6_RUL3_V3_IP6ICMPTYPV_BLEN 8 3865#define IP6_RUL3_V3_IP6ICMPTYPV_FLAG HSL_RW 3866 3867#define IP6ICMPCODEV 3868#define IP6_RUL3_V3_IP6ICMPCODEV_BOFFSET 0 3869#define IP6_RUL3_V3_IP6ICMPCODEV_BLEN 8 3870#define IP6_RUL3_V3_IP6ICMPCODEV_FLAG HSL_RW 3871 3872 3873#define IP6_RUL3_V4 4 3874#define IP6_RUL3_V4_OFFSET 0x58010 3875#define IP6_RUL3_V4_E_LENGTH 4 3876#define IP6_RUL3_V4_E_OFFSET 0x20 3877#define IP6_RUL3_V4_NR_E 96 3878 3879 3880#define IP6_RUL3_M0 5 3881#define IP6_RUL3_M0_OFFSET 0x59000 3882#define IP6_RUL3_M0_E_LENGTH 4 3883#define IP6_RUL3_M0_E_OFFSET 0x20 3884#define IP6_RUL3_M0_NR_E 96 3885 3886#define IP6PROTM 3887#define IP6_RUL3_M0_IP6PROTM_BOFFSET 0 3888#define IP6_RUL3_M0_IP6PROTM_BLEN 8 3889#define IP6_RUL3_M0_IP6PROTM_FLAG HSL_RW 3890 3891#define IP6DSCPM 3892#define IP6_RUL3_M0_IP6DSCPM_BOFFSET 8 3893#define IP6_RUL3_M0_IP6DSCPM_BLEN 8 3894#define IP6_RUL3_M0_IP6DSCPM_FLAG HSL_RW 3895 3896 3897#define IP6_RUL3_M1 6 3898#define IP6_RUL3_M1_OFFSET 0x59004 3899#define IP6_RUL3_M1_E_LENGTH 4 3900#define IP6_RUL3_M1_E_OFFSET 0x20 3901#define IP6_RUL3_M1_NR_E 96 3902 3903#define IP6LABEL1M 3904#define IP6_RUL3_M1_IP6LABEL1M_BOFFSET 16 3905#define IP6_RUL3_M1_IP6LABEL1M_BLEN 16 3906#define IP6_RUL3_M1_IP6LABEL1M_FLAG HSL_RW 3907 3908 3909#define IP6_RUL3_M2 7 3910#define IP6_RUL3_M2_OFFSET 0x59008 3911#define IP6_RUL3_M2_E_LENGTH 4 3912#define IP6_RUL3_M2_E_OFFSET 0x20 3913#define IP6_RUL3_M2_NR_E 96 3914 3915#define IP6LABEL2M 3916#define IP6_RUL3_M2_IP6LABEL2M_BOFFSET 0 3917#define IP6_RUL3_M2_IP6LABEL2M_BLEN 4 3918#define IP6_RUL3_M2_IP6LABEL21M_FLAG HSL_RW 3919 3920#define IP6DPORTM 3921#define IP6_RUL3_M2_IP6DPORTM_BOFFSET 16 3922#define IP6_RUL3_M2_IP6DPORTM_BLEN 16 3923#define IP6_RUL3_M2_IP6DPORTM_FLAG HSL_RW 3924 3925 3926#define IP6_RUL3_M3 8 3927#define IP6_RUL3_M3_OFFSET 0x5900c 3928#define IP6_RUL3_M3_E_LENGTH 4 3929#define IP6_RUL3_M3_E_OFFSET 0x20 3930#define IP6_RUL3_M3_NR_E 96 3931 3932#define IP6TCPFLAGM 3933#define IP6_RUL3_M3_IP6TCPFLAGM_BOFFSET 24 3934#define IP6_RUL3_M3_IP6TCPFLAGM_BLEN 6 3935#define IP6_RUL3_M3_IP6TCPFLAGM_FLAG HSL_RW 3936 3937#define IP6RWDTYPM 3938#define IP6_RUL3_M3_IP6RWDTYPV_BOFFSET 23 3939#define IP6_RUL3_M3_IP6RWDTYPV_BLEN 1 3940#define IP6_RUL3_M3_IP6RWDTYPV_FLAG HSL_RW 3941 3942#define IP6DHCPM 3943#define IP6_RUL3_M3_IP6DHCPM_BOFFSET 22 3944#define IP6_RUL3_M3_IP6DHCPM_BLEN 1 3945#define IP6_RUL3_M3_IP6DHCPM_FLAG HSL_RW 3946 3947#define IP6DPORTM_EN 3948#define IP6_RUL3_M3_IP6DPORTM_EN_BOFFSET 17 3949#define IP6_RUL3_M3_IP6DPORTM_EN_BLEN 1 3950#define IP6_RUL3_M3_IP6DPORTM_EN_FLAG HSL_RW 3951 3952#define IP6SPORTM_EN 3953#define IP6_RUL3_M3_IP6SPORTM_EN_BOFFSET 16 3954#define IP6_RUL3_M3_IP6SPORTM_EN_BLEN 1 3955#define IP6_RUL3_M3_IP6SPORTM_EN_FLAG HSL_RW 3956 3957#define IP6SPORTM 3958#define IP6_RUL3_M3_IP6SPORTM_BOFFSET 0 3959#define IP6_RUL3_M3_IP6SPORTM_BLEN 16 3960#define IP6_RUL3_M3_IP6SPORTM_FLAG HSL_RW 3961 3962#define IP6ICMPTYPM 3963#define IP6_RUL3_M3_IP6ICMPTYPM_BOFFSET 8 3964#define IP6_RUL3_M3_IP6ICMPTYPM_BLEN 8 3965#define IP6_RUL3_M3_IP6ICMPTYPM_FLAG HSL_RW 3966 3967#define IP6ICMPCODEM 3968#define IP6_RUL3_M3_IP6ICMPCODEM_BOFFSET 0 3969#define IP6_RUL3_M3_IP6ICMPCODEM_BLEN 8 3970#define IP6_RUL3_M3_IP6ICMPCODEM_FLAG HSL_RW 3971 3972 3973#define IP6_RUL3_M4 9 3974#define IP6_RUL3_M4_OFFSET 0x59010 3975#define IP6_RUL3_M4_E_LENGTH 4 3976#define IP6_RUL3_M4_E_OFFSET 0x20 3977#define IP6_RUL3_M4_NR_E 96 3978 3979 3980 3981 3982 /* Enhanced MAC Type Rule Field Define */ 3983#define EHMAC_RUL_V0 0 3984#define EHMAC_RUL_V0_OFFSET 0x58000 3985#define EHMAC_RUL_V0_E_LENGTH 4 3986#define EHMAC_RUL_V0_E_OFFSET 0x20 3987#define EHMAC_RUL_V0_NR_E 96 3988 3989#define DAV_BYTE2 3990#define EHMAC_RUL_V0_DAV_BYTE2_BOFFSET 24 3991#define EHMAC_RUL_V0_DAV_BYTE2_BLEN 8 3992#define EHMAC_RUL_V0_DAV_BYTE2_FLAG HSL_RW 3993 3994#define DAV_BYTE3 3995#define EHMAC_RUL_V0_DAV_BYTE3_BOFFSET 16 3996#define EHMAC_RUL_V0_DAV_BYTE3_BLEN 8 3997#define EHMAC_RUL_V0_DAV_BYTE3_FLAG HSL_RW 3998 3999#define DAV_BYTE4 4000#define EHMAC_RUL_V0_DAV_BYTE4_BOFFSET 8 4001#define EHMAC_RUL_V0_DAV_BYTE4_BLEN 8 4002#define EHMAC_RUL_V0_DAV_BYTE4_FLAG HSL_RW 4003 4004#define DAV_BYTE5 4005#define EHMAC_RUL_V0_DAV_BYTE5_BOFFSET 0 4006#define EHMAC_RUL_V0_DAV_BYTE5_BLEN 8 4007#define EHMAC_RUL_V0_DAV_BYTE5_FLAG HSL_RW 4008 4009 4010#define EHMAC_RUL_V1 1 4011#define EHMAC_RUL_V1_OFFSET 0x58004 4012#define EHMAC_RUL_V1_E_LENGTH 4 4013#define EHMAC_RUL_V1_E_OFFSET 0x20 4014#define EHMAC_RUL_V1_NR_E 96 4015 4016#define SAV_BYTE4 4017#define EHMAC_RUL_V1_SAV_BYTE4_BOFFSET 24 4018#define EHMAC_RUL_V1_SAV_BYTE4_BLEN 8 4019#define EHMAC_RUL_V1_SAV_BYTE4_FLAG HSL_RW 4020 4021#define SAV_BYTE5 4022#define EHMAC_RUL_V1_SAV_BYTE5_BOFFSET 16 4023#define EHMAC_RUL_V1_SAV_BYTE5_BLEN 8 4024#define EHMAC_RUL_V1_SAV_BYTE5_FLAG HSL_RW 4025 4026#define DAV_BYTE0 4027#define EHMAC_RUL_V1_DAV_BYTE0_BOFFSET 8 4028#define EHMAC_RUL_V1_DAV_BYTE0_BLEN 8 4029#define EHMAC_RUL_V1_DAV_BYTE0_FLAG HSL_RW 4030 4031#define DAV_BYTE1 4032#define EHMAC_RUL_V1_DAV_BYTE1_BOFFSET 0 4033#define EHMAC_RUL_V1_DAV_BYTE1_BLEN 8 4034#define EHMAC_RUL_V1_DAV_BYTE1_FLAG HSL_RW 4035 4036 4037#define EHMAC_RUL_V2 2 4038#define EHMAC_RUL_V2_OFFSET 0x58008 4039#define EHMAC_RUL_V2_E_LENGTH 4 4040#define EHMAC_RUL_V2_E_OFFSET 0x20 4041#define EHMAC_RUL_V2_NR_E 96 4042 4043#define CTAG_VIDLV 4044#define EHMAC_RUL_V2_CTAG_VIDLV_BOFFSET 24 4045#define EHMAC_RUL_V2_CTAG_VIDLV_BLEN 8 4046#define EHMAC_RUL_V2_CTAG_VIDLV_FLAG HSL_RW 4047 4048#define STAG_PRIV 4049#define EHMAC_RUL_V2_STAG_PRIV_BOFFSET 21 4050#define EHMAC_RUL_V2_STAG_PRIV_BLEN 3 4051#define EHMAC_RUL_V2_STAG_PRIV_FLAG HSL_RW 4052 4053#define STAG_DEIV 4054#define EHMAC_RUL_V2_STAG_DEIV_BOFFSET 20 4055#define EHMAC_RUL_V2_STAG_DEIV_BLEN 1 4056#define EHMAC_RUL_V2_STAG_DEIV_FLAG HSL_RW 4057 4058#define STAG_VIDV 4059#define EHMAC_RUL_V2_STAG_VIDV_BOFFSET 8 4060#define EHMAC_RUL_V2_STAG_VIDV_BLEN 12 4061#define EHMAC_RUL_V2_STAG_VIDV_FLAG HSL_RW 4062 4063#define SAV_BYTE3 4064#define EHMAC_RUL_V2_SAV_BYTE3_BOFFSET 0 4065#define EHMAC_RUL_V2_SAV_BYTE3_BLEN 8 4066#define EHMAC_RUL_V2_SAV_BYTE3_FLAG HSL_RW 4067 4068 4069#define EHMAC_RUL_V3 3 4070#define EHMAC_RUL_V3_ID 13 4071#define EHMAC_RUL_V3_OFFSET 0x5800c 4072#define EHMAC_RUL_V3_E_LENGTH 4 4073#define EHMAC_RUL_V3_E_OFFSET 0x20 4074#define EHMAC_RUL_V3_NR_E 96 4075 4076#define STAGGEDM 4077#define EHMAC_RUL_V3_STAGGEDM_BOFFSET 31 4078#define EHMAC_RUL_V3_STAGGEDM_BLEN 1 4079#define EHMAC_RUL_V3_STAGGEDM_FLAG HSL_RW 4080 4081#define STAGGEDV 4082#define EHMAC_RUL_V3_STAGGEDV_BOFFSET 30 4083#define EHMAC_RUL_V3_STAGGEDV_BLEN 1 4084#define EHMAC_RUL_V3_STAGGEDV_FLAG HSL_RW 4085 4086#define DA_EN 4087#define EHMAC_RUL_V3_DA_EN_BOFFSET 25 4088#define EHMAC_RUL_V3_DA_EN_BLEN 1 4089#define EHMAC_RUL_V3_DA_EN_FLAG HSL_RW 4090 4091#define SVIDMSK 4092#define EHMAC_RUL_V3_SVIDMSK_BOFFSET 24 4093#define EHMAC_RUL_V3_SVIDMSK_BLEN 1 4094#define EHMAC_RUL_V3_SVIDMSK_FLAG HSL_RW 4095 4096#define ETHTYPV 4097#define EHMAC_RUL_V3_ETHTYPV_BOFFSET 8 4098#define EHMAC_RUL_V3_ETHTYPV_BLEN 16 4099#define EHMAC_RUL_V3_ETHTYPV_FLAG HSL_RW 4100 4101#define CTAG_PRIV 4102#define EHMAC_RUL_V3_CTAG_PRIV_BOFFSET 5 4103#define EHMAC_RUL_V3_CTAG_PRIV_BLEN 3 4104#define EHMAC_RUL_V3_CTAG_PRIV_FLAG HSL_RW 4105 4106#define CTAG_CFIV 4107#define EHMAC_RUL_V3_CTAG_CFIV_BOFFSET 4 4108#define EHMAC_RUL_V3_CTAG_CFIV_BLEN 1 4109#define EHMAC_RUL_V3_CTAG_CFIV_FLAG HSL_RW 4110 4111#define CTAG_VIDHV 4112#define EHMAC_RUL_V3_CTAG_VIDHV_BOFFSET 0 4113#define EHMAC_RUL_V3_CTAG_VIDHV_BLEN 4 4114#define EHMAC_RUL_V3_CTAG_VIDHV_FLAG HSL_RW 4115 4116 4117#define EHMAC_RUL_V4 4 4118#define EHMAC_RUL_V4_OFFSET 0x58010 4119#define EHMAC_RUL_V4_E_LENGTH 4 4120#define EHMAC_RUL_V4_E_OFFSET 0x20 4121#define EHMAC_RUL_V4_NR_E 96 4122 4123 4124#define EHMAC_RUL_M0 5 4125#define EHMAC_RUL_M0_OFFSET 0x59000 4126#define EHMAC_RUL_M0_E_LENGTH 4 4127#define EHMAC_RUL_M0_E_OFFSET 0x20 4128#define EHMAC_RUL_M0_NR_E 96 4129 4130#define DAM_BYTE2 4131#define EHMAC_RUL_M0_DAM_BYTE2_BOFFSET 24 4132#define EHMAC_RUL_M0_DAM_BYTE2_BLEN 8 4133#define EHMAC_RUL_M0_DAM_BYTE2_FLAG HSL_RW 4134 4135#define DAM_BYTE3 4136#define EHMAC_RUL_M0_DAM_BYTE3_BOFFSET 16 4137#define EHMAC_RUL_M0_DAM_BYTE3_BLEN 8 4138#define EHMAC_RUL_M0_DAM_BYTE3_FLAG HSL_RW 4139 4140#define DAM_BYTE4 4141#define EHMAC_RUL_M0_DAM_BYTE4_BOFFSET 8 4142#define EHMAC_RUL_M0_DAM_BYTE4_BLEN 8 4143#define EHMAC_RUL_M0_DAM_BYTE4_FLAG HSL_RW 4144 4145#define DAM_BYTE5 4146#define EHMAC_RUL_M0_DAM_BYTE5_BOFFSET 0 4147#define EHMAC_RUL_M0_DAM_BYTE5_BLEN 8 4148#define EHMAC_RUL_M0_DAM_BYTE5_FLAG HSL_RW 4149 4150 4151#define EHMAC_RUL_M1 6 4152#define EHMAC_RUL_M1_OFFSET 0x59004 4153#define EHMAC_RUL_M1_E_LENGTH 4 4154#define EHMAC_RUL_M1_E_OFFSET 0x20 4155#define EHMAC_RUL_M1_NR_E 96 4156 4157#define SAM_BYTE4 4158#define EHMAC_RUL_M1_SAM_BYTE4_BOFFSET 24 4159#define EHMAC_RUL_M1_SAM_BYTE4_BLEN 8 4160#define EHMAC_RUL_M1_SAM_BYTE4_FLAG HSL_RW 4161 4162#define SAM_BYTE5 4163#define EHMAC_RUL_M1_SAM_BYTE5_BOFFSET 16 4164#define EHMAC_RUL_M1_SAM_BYTE5_BLEN 8 4165#define EHMAC_RUL_M1_SAM_BYTE5_FLAG HSL_RW 4166 4167#define DAM_BYTE0 4168#define EHMAC_RUL_M1_DAM_BYTE0_BOFFSET 8 4169#define EHMAC_RUL_M1_DAM_BYTE0_BLEN 8 4170#define EHMAC_RUL_M1_DAM_BYTE0_FLAG HSL_RW 4171 4172#define DAM_BYTE1 4173#define EHMAC_RUL_M1_DAM_BYTE1_BOFFSET 0 4174#define EHMAC_RUL_M1_DAM_BYTE1_BLEN 8 4175#define EHMAC_RUL_M1_DAM_BYTE1_FLAG HSL_RW 4176 4177 4178#define EHMAC_RUL_M2 7 4179#define EHMAC_RUL_M2_OFFSET 0x59008 4180#define EHMAC_RUL_M2_E_LENGTH 4 4181#define EHMAC_RUL_M2_E_OFFSET 0x20 4182#define EHMAC_RUL_M2_NR_E 96 4183 4184#define CTAG_VIDLM 4185#define EHMAC_RUL_M2_CTAG_VIDLM_BOFFSET 24 4186#define EHMAC_RUL_M2_CTAG_VIDLM_BLEN 8 4187#define EHMAC_RUL_M2_CTAG_VIDLM_FLAG HSL_RW 4188 4189#define STAG_PRIM 4190#define EHMAC_RUL_M2_STAG_PRIM_BOFFSET 21 4191#define EHMAC_RUL_M2_STAG_PRIM_BLEN 3 4192#define EHMAC_RUL_M2_STAG_PRIM_FLAG HSL_RW 4193 4194#define STAG_DEIM 4195#define EHMAC_RUL_M2_STAG_DEIM_BOFFSET 20 4196#define EHMAC_RUL_M2_STAG_DEIM_BLEN 1 4197#define EHMAC_RUL_M2_STAG_DEIM_FLAG HSL_RW 4198 4199#define STAG_VIDM 4200#define EHMAC_RUL_M2_STAG_VIDM_BOFFSET 8 4201#define EHMAC_RUL_M2_STAG_VIDM_BLEN 12 4202#define EHMAC_RUL_M2_STAG_VIDM_FLAG HSL_RW 4203 4204#define SAM_BYTE3 4205#define EHMAC_RUL_M2_SAM_BYTE3_BOFFSET 0 4206#define EHMAC_RUL_M2_SAM_BYTE3_BLEN 8 4207#define EHMAC_RUL_M2_SAM_BYTE3_FLAG HSL_RW 4208 4209 4210#define EHMAC_RUL_M3 8 4211#define EHMAC_RUL_M3_OFFSET 0x5900c 4212#define EHMAC_RUL_M3_E_LENGTH 4 4213#define EHMAC_RUL_M3_E_OFFSET 0x20 4214#define EHMAC_RUL_M3_NR_E 96 4215 4216#define ETHTYPM 4217#define EHMAC_RUL_M3_ETHTYPM_BOFFSET 8 4218#define EHMAC_RUL_M3_ETHTYPM_BLEN 16 4219#define EHMAC_RUL_M3_ETHTYPM_FLAG HSL_RW 4220 4221#define CTAG_PRIM 4222#define EHMAC_RUL_M3_CTAG_PRIM_BOFFSET 5 4223#define EHMAC_RUL_M3_CTAG_PRIM_BLEN 3 4224#define EHMAC_RUL_M3_CTAG_PRIM_FLAG HSL_RW 4225 4226#define CTAG_CFIM 4227#define EHMAC_RUL_M3_CTAG_CFIM_BOFFSET 4 4228#define EHMAC_RUL_M3_CTAG_CFIM_BLEN 1 4229#define EHMAC_RUL_M3_CTAG_CFIM_FLAG HSL_RW 4230 4231#define CTAG_VIDHM 4232#define EHMAC_RUL_M3_CTAG_VIDHM_BOFFSET 0 4233#define EHMAC_RUL_M3_CTAG_VIDHM_BLEN 4 4234#define EHMAC_RUL_M3_CTAG_VIDHM_FLAG HSL_RW 4235 4236 4237#define EHMAC_RUL_M4 9 4238#define EHMAC_RUL_M4_OFFSET 0x59010 4239#define EHMAC_RUL_M4_E_LENGTH 4 4240#define EHMAC_RUL_M4_E_OFFSET 0x20 4241#define EHMAC_RUL_M4_NR_E 96 4242 4243#define CTAGGEDM 4244#define EHMAC_RUL_M4_CTAGGEDM_BOFFSET 5 4245#define EHMAC_RUL_M4_CTAGGEDM_BLEN 1 4246#define EHMAC_RUL_M4_CTAGGEDM_FLAG HSL_RW 4247 4248#define CTAGGEDV 4249#define EHMAC_RUL_M4_CTAGGEDV_BOFFSET 4 4250#define EHMAC_RUL_M4_CTAGGEDV_BLEN 1 4251#define EHMAC_RUL_M4_CTAGGEDV_FLAG HSL_RW 4252 4253#define CVIDMSK 4254#define EHMAC_RUL_M4_CVIDMSK_BOFFSET 3 4255#define EHMAC_RUL_M4_CVIDMSK_BLEN 1 4256#define EHMAC_RUL_M4_CVIDMSK_FLAG HSL_RW 4257 4258 4259 4260 4261 /* PPPoE Session Table Define */ 4262#define PPPOE_SESSION 4263#define PPPOE_SESSION_OFFSET 0x5f000 4264#define PPPOE_SESSION_E_LENGTH 4 4265#define PPPOE_SESSION_E_OFFSET 0x4 4266#define PPPOE_SESSION_NR_E 16 4267 4268#define ENTRY_VALID 4269#define PPPOE_SESSION_ENTRY_VALID_BOFFSET 16 4270#define PPPOE_SESSION_ENTRY_VALID_BLEN 2 4271#define PPPOE_SESSION_ENTRY_VALID_FLAG HSL_RW 4272 4273#define SEESION_ID 4274#define PPPOE_SESSION_SEESION_ID_BOFFSET 0 4275#define PPPOE_SESSION_SEESION_ID_BLEN 16 4276#define PPPOE_SESSION_SEESION_ID_FLAG HSL_RW 4277 4278 4279#define PPPOE_EDIT 4280#define PPPOE_EDIT_OFFSET 0x02200 4281#define PPPOE_EDIT_E_LENGTH 4 4282#define PPPOE_EDIT_E_OFFSET 0x10 4283#define PPPOE_EDIT_NR_E 16 4284 4285#define EDIT_ID 4286#define PPPOE_EDIT_EDIT_ID_BOFFSET 0 4287#define PPPOE_EDIT_EDIT_ID_BLEN 16 4288#define PPPOE_EDIT_EDIT_ID_FLAG HSL_RW 4289 4290 4291 4292 4293 /* L3 Host Entry Define */ 4294#define HOST_ENTRY0 4295#define HOST_ENTRY0_OFFSET 0x0e80 4296#define HOST_ENTRY0_E_LENGTH 4 4297#define HOST_ENTRY0_E_OFFSET 0x0 4298#define HOST_ENTRY0_NR_E 1 4299 4300#define IP_ADDR 4301#define HOST_ENTRY0_IP_ADDR_BOFFSET 0 4302#define HOST_ENTRY0_IP_ADDR_BLEN 32 4303#define HOST_ENTRY0_IP_ADDR_FLAG HSL_RW 4304 4305 4306#define HOST_ENTRY1 4307#define HOST_ENTRY1_OFFSET 0x0e84 4308#define HOST_ENTRY1_E_LENGTH 4 4309#define HOST_ENTRY1_E_OFFSET 0x0 4310#define HOST_ENTRY1_NR_E 1 4311 4312 4313#define HOST_ENTRY2 4314#define HOST_ENTRY2_OFFSET 0x0e88 4315#define HOST_ENTRY2_E_LENGTH 4 4316#define HOST_ENTRY2_E_OFFSET 0x0 4317#define HOST_ENTRY2_NR_E 1 4318 4319 4320#define HOST_ENTRY3 4321#define HOST_ENTRY3_OFFSET 0x0e8c 4322#define HOST_ENTRY3_E_LENGTH 4 4323#define HOST_ENTRY3_E_OFFSET 0x0 4324#define HOST_ENTRY3_NR_E 1 4325 4326 4327#define HOST_ENTRY4 4328#define HOST_ENTRY4_OFFSET 0x0e90 4329#define HOST_ENTRY4_E_LENGTH 4 4330#define HOST_ENTRY4_E_OFFSET 0x0 4331#define HOST_ENTRY4_NR_E 1 4332 4333#define MAC_ADDR2 4334#define HOST_ENTRY4_MAC_ADDR2_BOFFSET 24 4335#define HOST_ENTRY4_MAC_ADDR2_BLEN 8 4336#define HOST_ENTRY4_MAC_ADDR2_FLAG HSL_RW 4337 4338#define MAC_ADDR3 4339#define HOST_ENTRY4_MAC_ADDR3_BOFFSET 16 4340#define HOST_ENTRY4_MAC_ADDR3_BLEN 8 4341#define HOST_ENTRY4_MAC_ADDR3_FLAG HSL_RW 4342 4343#define MAC_ADDR4 4344#define HOST_ENTRY4_MAC_ADDR4_BOFFSET 8 4345#define HOST_ENTRY4_MAC_ADDR4_BLEN 8 4346#define HOST_ENTRY4_MAC_ADDR4_FLAG HSL_RW 4347 4348#define MAC_ADDR5 4349#define HOST_ENTRY4_MAC_ADDR5_BOFFSET 0 4350#define HOST_ENTRY4_MAC_ADDR5_BLEN 8 4351#define HOST_ENTRY4_MAC_ADDR5_FLAG HSL_RW 4352 4353#define HOST_ENTRY5 4354#define HOST_ENTRY5_OFFSET 0x0e94 4355#define HOST_ENTRY5_E_LENGTH 4 4356#define HOST_ENTRY5_E_OFFSET 0x0 4357#define HOST_ENTRY5_NR_E 1 4358 4359#define CPU_ADDR 4360#define HOST_ENTRY5_CPU_ADDR_BOFFSET 31 4361#define HOST_ENTRY5_CPU_ADDR_BLEN 1 4362#define HOST_ENTRY5_CPU_ADDR_FLAG HSL_RW 4363 4364#define SRC_PORT 4365#define HOST_ENTRY5_SRC_PORT_BOFFSET 28 4366#define HOST_ENTRY5_SRC_PORT_BLEN 3 4367#define HOST_ENTRY5_SRC_PORT_FLAG HSL_RW 4368 4369#define INTF_ID 4370#define HOST_ENTRY5_INTF_ID_BOFFSET 16 4371#define HOST_ENTRY5_INTF_ID_BLEN 12 4372#define HOST_ENTRY5_INTF_ID_FLAG HSL_RW 4373 4374#define MAC_ADDR0 4375#define HOST_ENTRY5_MAC_ADDR0_BOFFSET 8 4376#define HOST_ENTRY5_MAC_ADDR0_BLEN 8 4377#define HOST_ENTRY5_MAC_ADDR0_FLAG HSL_RW 4378 4379#define MAC_ADDR1 4380#define HOST_ENTRY5_MAC_ADDR1_BOFFSET 0 4381#define HOST_ENTRY5_MAC_ADDR1_BLEN 8 4382#define HOST_ENTRY5_MAC_ADDR1_FLAG HSL_RW 4383 4384 4385#define HOST_ENTRY6 4386#define HOST_ENTRY6_OFFSET 0x0e98 4387#define HOST_ENTRY6_E_LENGTH 4 4388#define HOST_ENTRY6_E_OFFSET 0x0 4389#define HOST_ENTRY6_NR_E 1 4390 4391#define IP_VER 4392#define HOST_ENTRY6_IP_VER_BOFFSET 15 4393#define HOST_ENTRY6_IP_VER_BLEN 1 4394#define HOST_ENTRY6_IP_VER_FLAG HSL_RW 4395 4396#define AGE_FLAG 4397#define HOST_ENTRY6_AGE_FLAG_BOFFSET 12 4398#define HOST_ENTRY6_AGE_FLAG_BLEN 3 4399#define HOST_ENTRY6_AGE_FLAG_FLAG HSL_RW 4400 4401#define PPPOE_EN 4402#define HOST_ENTRY6_PPPOE_EN_BOFFSET 11 4403#define HOST_ENTRY6_PPPOE_EN_BLEN 1 4404#define HOST_ENTRY6_PPPOE_EN_FLAG HSL_RW 4405 4406#define PPPOE_IDX 4407#define HOST_ENTRY6_PPPOE_IDX_BOFFSET 7 4408#define HOST_ENTRY6_PPPOE_IDX_BLEN 4 4409#define HOST_ENTRY6_PPPOE_IDX_FLAG HSL_RW 4410 4411#define CNT_EN 4412#define HOST_ENTRY6_CNT_EN_BOFFSET 6 4413#define HOST_ENTRY6_CNT_EN_BLEN 1 4414#define HOST_ENTRY6_CNT_EN_FLAG HSL_RW 4415 4416#define CNT_IDX 4417#define HOST_ENTRY6_CNT_IDX_BOFFSET 2 4418#define HOST_ENTRY6_CNT_IDX_BLEN 4 4419#define HOST_ENTRY6_CNT_IDX_FLAG HSL_RW 4420 4421#define ACTION 4422#define HOST_ENTRY6_ACTION_BOFFSET 0 4423#define HOST_ENTRY6_ACTION_BLEN 2 4424#define HOST_ENTRY6_ACTION_FLAG HSL_RW 4425 4426 4427#define HOST_ENTRY7 4428#define HOST_ENTRY7_OFFSET 0x0e58 4429#define HOST_ENTRY7_E_LENGTH 4 4430#define HOST_ENTRY7_E_OFFSET 0x0 4431#define HOST_ENTRY7_NR_E 1 4432 4433#define TBL_BUSY 4434#define HOST_ENTRY7_TBL_BUSY_BOFFSET 31 4435#define HOST_ENTRY7_TBL_BUSY_BLEN 1 4436#define HOST_ENTRY7_TBL_BUSY_FLAG HSL_RW 4437 4438#define SPEC_SP 4439#define HOST_ENTRY7_SPEC_SP_BOFFSET 22 4440#define HOST_ENTRY7_SPEC_SP_BLEN 1 4441#define HOST_ENTRY7_SPEC_SP_FLAG HSL_RW 4442 4443#define SPEC_VID 4444#define HOST_ENTRY7_SPEC_VID_BOFFSET 21 4445#define HOST_ENTRY7_SPEC_VID_BLEN 1 4446#define HOST_ENTRY7_SPEC_VID_FLAG HSL_RW 4447 4448#define SPEC_PIP 4449#define HOST_ENTRY7_SPEC_PIP_BOFFSET 20 4450#define HOST_ENTRY7_SPEC_PIP_BLEN 1 4451#define HOST_ENTRY7_SPEC_PIP_FLAG HSL_RW 4452 4453#define SPEC_SIP 4454#define HOST_ENTRY7_SPEC_SIP_BOFFSET 19 4455#define HOST_ENTRY7_SPEC_SIP_BLEN 1 4456#define HOST_ENTRY7_SPEC_SIP_FLAG HSL_RW 4457 4458#define SPEC_STATUS 4459#define HOST_ENTRY7_SPEC_STATUS_BOFFSET 18 4460#define HOST_ENTRY7_SPEC_STATUS_BLEN 1 4461#define HOST_ENTRY7_SPEC_STATUS_FLAG HSL_RW 4462 4463#define TBL_IDX 4464#define HOST_ENTRY7_TBL_IDX_BOFFSET 8 4465#define HOST_ENTRY7_TBL_IDX_BLEN 10 4466#define HOST_ENTRY7_TBL_IDX_FLAG HSL_RW 4467 4468#define TBL_STAUS 4469#define HOST_ENTRY7_TBL_STAUS_BOFFSET 7 4470#define HOST_ENTRY7_TBL_STAUS_BLEN 1 4471#define HOST_ENTRY7_TBL_STAUS_FLAG HSL_RW 4472 4473#define TBL_SEL 4474#define HOST_ENTRY7_TBL_SEL_BOFFSET 4 4475#define HOST_ENTRY7_TBL_SEL_BLEN 2 4476#define HOST_ENTRY7_TBL_SEL_FLAG HSL_RW 4477 4478#define ENTRY_FUNC 4479#define HOST_ENTRY7_ENTRY_FUNC_BOFFSET 0 4480#define HOST_ENTRY7_ENTRY_FUNC_BLEN 3 4481#define HOST_ENTRY7_ENTRY_FUNC_FLAG HSL_RW 4482 4483 4484 4485 4486#define NAT_ENTRY0 4487#define NAT_ENTRY0_OFFSET 0x0e80 4488#define NAT_ENTRY0_E_LENGTH 4 4489#define NAT_ENTRY0_E_OFFSET 0x0 4490#define NAT_ENTRY0_NR_E 1 4491 4492#define IP_ADDR 4493#define NAT_ENTRY0_IP_ADDR_BOFFSET 0 4494#define NAT_ENTRY0_IP_ADDR_BLEN 32 4495#define NAT_ENTRY0_IP_ADDR_FLAG HSL_RW 4496 4497 4498#define NAT_ENTRY1 4499#define NAT_ENTRY1_OFFSET 0x0e84 4500#define NAT_ENTRY1_E_LENGTH 4 4501#define NAT_ENTRY1_E_OFFSET 0x0 4502#define NAT_ENTRY1_NR_E 1 4503 4504#define PRV_IPADDR0 4505#define NAT_ENTRY1_PRV_IPADDR0_BOFFSET 24 4506#define NAT_ENTRY1_PRV_IPADDR0_BLEN 8 4507#define NAT_ENTRY1_PRV_IPADDR0_FLAG HSL_RW 4508 4509#define PORT_RANGE 4510#define NAT_ENTRY1_PORT_RANGE_BOFFSET 16 4511#define NAT_ENTRY1_PORT_RANGE_BLEN 8 4512#define NAT_ENTRY1_PORT_RANGE_FLAG HSL_RW 4513 4514#define PORT_NUM 4515#define NAT_ENTRY1_PORT_NUM_BOFFSET 0 4516#define NAT_ENTRY1_PORT_NUM_BLEN 16 4517#define NAT_ENTRY1_PORT_NUM_FLAG HSL_RW 4518 4519 4520#define NAT_ENTRY2 4521#define NAT_ENTRY2_OFFSET 0x0e88 4522#define NAT_ENTRY2_E_LENGTH 4 4523#define NAT_ENTRY2_E_OFFSET 0x0 4524#define NAT_ENTRY2_NR_E 1 4525 4526#define HASH_KEY 4527#define NAT_ENTRY2_HASH_KEY_BOFFSET 30 4528#define NAT_ENTRY2_HASH_KEY_BLEN 2 4529#define NAT_ENTRY2_HASH_KEY_FLAG HSL_RW 4530 4531#define ACTION 4532#define NAT_ENTRY2_ACTION_BOFFSET 28 4533#define NAT_ENTRY2_ACTION_BLEN 2 4534#define NAT_ENTRY2_ACTION_FLAG HSL_RW 4535 4536#define CNT_EN 4537#define NAT_ENTRY2_CNT_EN_BOFFSET 27 4538#define NAT_ENTRY2_CNT_EN_BLEN 1 4539#define NAT_ENTRY2_CNT_EN_FLAG HSL_RW 4540 4541#define CNT_IDX 4542#define NAT_ENTRY2_CNT_IDX_BOFFSET 24 4543#define NAT_ENTRY2_CNT_IDX_BLEN 3 4544#define NAT_ENTRY2_CNT_IDX_FLAG HSL_RW 4545 4546#define PRV_IPADDR1 4547#define NAT_ENTRY2_PRV_IPADDR1_BOFFSET 0 4548#define NAT_ENTRY2_PRV_IPADDR1_BLEN 24 4549#define NAT_ENTRY2_PRV_IPADDR1_FLAG HSL_RW 4550 4551 4552#define NAT_ENTRY3 4553#define NAT_ENTRY3_OFFSET 0x0e8c 4554#define NAT_ENTRY3_E_LENGTH 4 4555#define NAT_ENTRY3_E_OFFSET 0x0 4556#define NAT_ENTRY3_NR_E 1 4557 4558#define ENTRY_VALID 4559#define NAT_ENTRY3_ENTRY_VALID_BOFFSET 3 4560#define NAT_ENTRY3_ENTRY_VALID_BLEN 1 4561#define NAT_ENTRY3_ENTRY_VALID_FLAG HSL_RW 4562 4563#define PORT_EN 4564#define NAT_ENTRY3_PORT_EN_BOFFSET 2 4565#define NAT_ENTRY3_PORT_EN_BLEN 1 4566#define NAT_ENTRY3_PORT_EN_FLAG HSL_RW 4567 4568#define PRO_TYP 4569#define NAT_ENTRY3_PRO_TYP_BOFFSET 0 4570#define NAT_ENTRY3_PRO_TYP_BLEN 2 4571#define NAT_ENTRY3_PRO_TYP_FLAG HSL_RW 4572 4573 4574#define NAPT_ENTRY0 4575#define NAPT_ENTRY0_OFFSET 0x0e80 4576#define NAPT_ENTRY0_E_LENGTH 4 4577#define NAPT_ENTRY0_E_OFFSET 0x0 4578#define NAPT_ENTRY0_NR_E 1 4579 4580#define DST_IPADDR 4581#define NAPT_ENTRY0_DST_IPADDR_BOFFSET 0 4582#define NAPT_ENTRY0_DST_IPADDR_BLEN 32 4583#define NAPT_ENTRY0_DST_IPADDR_FLAG HSL_RW 4584 4585 4586#define NAPT_ENTRY1 4587#define NAPT_ENTRY1_OFFSET 0x0e84 4588#define NAPT_ENTRY1_E_LENGTH 4 4589#define NAPT_ENTRY1_E_OFFSET 0x0 4590#define NAPT_ENTRY1_NR_E 1 4591 4592#define SRC_PORT 4593#define NAPT_ENTRY1_SRC_PORT_BOFFSET 16 4594#define NAPT_ENTRY1_SRC_PORT_BLEN 16 4595#define NAPT_ENTRY1_SRC_PORT_FLAG HSL_RW 4596 4597#define DST_PORT 4598#define NAPT_ENTRY1_DST_PORT_BOFFSET 0 4599#define NAPT_ENTRY1_DST_PORT_BLEN 16 4600#define NAPT_ENTRY1_DST_PORT_FLAG HSL_RW 4601 4602 4603#define NAPT_ENTRY2 4604#define NAPT_ENTRY2_OFFSET 0x0e88 4605#define NAPT_ENTRY2_E_LENGTH 4 4606#define NAPT_ENTRY2_E_OFFSET 0x0 4607#define NAPT_ENTRY2_NR_E 1 4608 4609#define SRC_IPADDR0 4610#define NAPT_ENTRY2_SRC_IPADDR0_BOFFSET 20 4611#define NAPT_ENTRY2_SRC_IPADDR0_BLEN 12 4612#define NAPT_ENTRY2_SRC_IPADDR0_FLAG HSL_RW 4613 4614#define TRANS_IPADDR 4615#define NAPT_ENTRY2_TRANS_IPADDR_BOFFSET 16 4616#define NAPT_ENTRY2_TRANS_IPADDR_BLEN 4 4617#define NAPT_ENTRY2_TRANS_IPADDR_FLAG HSL_RW 4618 4619#define TRANS_PORT 4620#define NAPT_ENTRY2_TRANS_PORT_BOFFSET 0 4621#define NAPT_ENTRY2_TRANS_PORT_BLEN 16 4622#define NAPT_ENTRY2_TRANS_PORT_FLAG HSL_RW 4623 4624 4625#define NAPT_ENTRY3 4626#define NAPT_ENTRY3_OFFSET 0x0e8c 4627#define NAPT_ENTRY3_E_LENGTH 4 4628#define NAPT_ENTRY3_E_OFFSET 0x0 4629#define NAPT_ENTRY3_NR_E 1 4630 4631#define CNT_EN 4632#define NAPT_ENTRY3_CNT_EN_BOFFSET 27 4633#define NAPT_ENTRY3_CNT_EN_BLEN 1 4634#define NAPT_ENTRY3_CNT_EN_FLAG HSL_RW 4635 4636#define CNT_IDX 4637#define NAPT_ENTRY3_CNT_IDX_BOFFSET 24 4638#define NAPT_ENTRY3_CNT_IDX_BLEN 3 4639#define NAPT_ENTRY3_CNT_IDX_FLAG HSL_RW 4640 4641#define PROT_TYP 4642#define NAPT_ENTRY3_PROT_TYP_BOFFSET 22 4643#define NAPT_ENTRY3_PROT_TYP_BLEN 2 4644#define NAPT_ENTRY3_PROT_TYP_FLAG HSL_RW 4645 4646#define ACTION 4647#define NAPT_ENTRY3_ACTION_BOFFSET 20 4648#define NAPT_ENTRY3_ACTION_BLEN 2 4649#define NAPT_ENTRY3_ACTION_FLAG HSL_RW 4650 4651#define SRC_IPADDR1 4652#define NAPT_ENTRY3_SRC_IPADDR1_BOFFSET 0 4653#define NAPT_ENTRY3_SRC_IPADDR1_BLEN 20 4654#define NAPT_ENTRY3_SRC_IPADDR1_FLAG HSL_RW 4655 4656 4657#define NAPT_ENTRY4 4658#define NAPT_ENTRY4_OFFSET 0x0e90 4659#define NAPT_ENTRY4_E_LENGTH 4 4660#define NAPT_ENTRY4_E_OFFSET 0x0 4661#define NAPT_ENTRY4_NR_E 1 4662 4663#define AGE_FLAG 4664#define NAPT_ENTRY4_AGE_FLAG_BOFFSET 0 4665#define NAPT_ENTRY4_AGE_FLAG_BLEN 4 4666#define NAPT_ENTRY4_AGE_FLAG_FLAG HSL_RW 4667 4668 4669#define ROUTER_CTRL 4670#define ROUTER_CTRL_OFFSET 0x0e00 4671#define ROUTER_CTRL_E_LENGTH 4 4672#define ROUTER_CTRL_E_OFFSET 0x0 4673#define ROUTER_CTRL_NR_E 1 4674 4675#define ARP_LEARN_MODE 4676#define ROUTER_CTRL_ARP_LEARN_MODE_BOFFSET 19 4677#define ROUTER_CTRL_ARP_LEARN_MODE_BLEN 1 4678#define ROUTER_CTRL_ARP_LEARN_MODE_FLAG HSL_RW 4679 4680#define GLB_LOCKTIME 4681#define ROUTER_CTRL_GLB_LOCKTIME_BOFFSET 16 4682#define ROUTER_CTRL_GLB_LOCKTIME_BLEN 2 4683#define ROUTER_CTRL_GLB_LOCKTIME_FLAG HSL_RW 4684 4685#define ARP_AGE_TIME 4686#define ROUTER_CTRL_ARP_AGE_TIME_BOFFSET 8 4687#define ROUTER_CTRL_ARP_AGE_TIME_BLEN 8 4688#define ROUTER_CTRL_ARP_AGE_TIME_FLAG HSL_RW 4689 4690#define WCMP_HAHS_DP 4691#define ROUTER_CTRL_WCMP_HAHS_DP_BOFFSET 7 4692#define ROUTER_CTRL_WCMP_HAHS_DP_BLEN 1 4693#define ROUTER_CTRL_WCMP_HAHS_DP_FLAG HSL_RW 4694 4695#define WCMP_HAHS_DIP 4696#define ROUTER_CTRL_WCMP_HAHS_DIP_BOFFSET 6 4697#define ROUTER_CTRL_WCMP_HAHS_DIP_BLEN 1 4698#define ROUTER_CTRL_WCMP_HAHS_DIP_FLAG HSL_RW 4699 4700#define WCMP_HAHS_SP 4701#define ROUTER_CTRL_WCMP_HAHS_SP_BOFFSET 5 4702#define ROUTER_CTRL_WCMP_HAHS_SP_BLEN 1 4703#define ROUTER_CTRL_WCMP_HAHS_SP_FLAG HSL_RW 4704 4705#define WCMP_HAHS_SIP 4706#define ROUTER_CTRL_WCMP_HAHS_SIP_BOFFSET 4 4707#define ROUTER_CTRL_WCMP_HAHS_SIP_BLEN 1 4708#define ROUTER_CTRL_WCMP_HAHS_SIP_FLAG HSL_RW 4709 4710#define ARP_AGE_MODE 4711#define ROUTER_CTRL_ARP_AGE_MODE_BOFFSET 1 4712#define ROUTER_CTRL_ARP_AGE_MODE_BLEN 1 4713#define ROUTER_CTRL_ARP_AGE_MODE_FLAG HSL_RW 4714 4715#define ROUTER_EN 4716#define ROUTER_CTRL_ROUTER_EN_BOFFSET 0 4717#define ROUTER_CTRL_ROUTER_EN_BLEN 1 4718#define ROUTER_CTRL_ROUTER_EN_FLAG HSL_RW 4719 4720 4721 4722 4723#define ROUTER_PTCTRL0 4724#define ROUTER_PTCTRL0_OFFSET 0x0e04 4725#define ROUTER_PTCTRL0_E_LENGTH 4 4726#define ROUTER_PTCTRL0_E_OFFSET 0x0 4727#define ROUTER_PTCTRL0_NR_E 1 4728 4729 4730 4731 4732#define ROUTER_PTCTRL1 4733#define ROUTER_PTCTRL1_OFFSET 0x0e08 4734#define ROUTER_PTCTRL1_E_LENGTH 4 4735#define ROUTER_PTCTRL1_E_OFFSET 0x0 4736#define ROUTER_PTCTRL1_NR_E 1 4737 4738 4739 4740#define ROUTER_PTCTRL2 4741#define ROUTER_PTCTRL2_OFFSET 0x0e0c 4742#define ROUTER_PTCTRL2_E_LENGTH 4 4743#define ROUTER_PTCTRL2_E_OFFSET 0x0 4744#define ROUTER_PTCTRL2_NR_E 1 4745 4746#define ARP_PT_UP 4747#define ROUTER_PTCTRL2_ARP_PT_UP_BOFFSET 16 4748#define ROUTER_PTCTRL2_ARP_PT_UP_BLEN 7 4749#define ROUTER_PTCTRL2_ARP_PT_UP_FLAG HSL_RW 4750 4751#define ARP_LEARN_ACK 4752#define ROUTER_PTCTRL2_ARP_LEARN_ACK_BOFFSET 8 4753#define ROUTER_PTCTRL2_ARP_LEARN_ACK_BLEN 7 4754#define ROUTER_PTCTRL2_ARP_LEARN_ACK_FLAG HSL_RW 4755 4756#define ARP_LEARN_REQ 4757#define ROUTER_PTCTRL2_ARP_LEARN_REQ_BOFFSET 0 4758#define ROUTER_PTCTRL2_ARP_LEARN_REQ_BLEN 7 4759#define ROUTER_PTCTRL2_ARP_LEARN_REQ_FLAG HSL_RW 4760 4761 4762 4763 4764#define NAT_CTRL 4765#define NAT_CTRL_OFFSET 0x0e38 4766#define NAT_CTRL_E_LENGTH 4 4767#define NAT_CTRL_E_OFFSET 0x0 4768#define NAT_CTRL_NR_E 1 4769 4770#define NAT_HASH_MODE 4771#define NAT_CTRL_NAT_HASH_MODE_BOFFSET 5 4772#define NAT_CTRL_NAT_HASH_MODE_BLEN 2 4773#define NAT_CTRL_NAT_HASH_MODE_FLAG HSL_RW 4774 4775#define NAPT_OVERRIDE 4776#define NAT_CTRL_NAPT_OVERRIDE_BOFFSET 4 4777#define NAT_CTRL_NAPT_OVERRIDE_BLEN 1 4778#define NAT_CTRL_NAPT_OVERRIDE_FLAG HSL_RW 4779 4780#define NAPT_MODE 4781#define NAT_CTRL_NAPT_MODE_BOFFSET 2 4782#define NAT_CTRL_NAPT_MODE_BLEN 2 4783#define NAT_CTRL_NAPT_MODE_FLAG HSL_RW 4784 4785#define NAT_EN 4786#define NAT_CTRL_NAT_EN_BOFFSET 1 4787#define NAT_CTRL_NAT_EN_BLEN 1 4788#define NAT_CTRL_NAT_EN_FLAG HSL_RW 4789 4790#define NAPT_EN 4791#define NAT_CTRL_NAPT_EN_BOFFSET 0 4792#define NAT_CTRL_NAPT_EN_BLEN 1 4793#define NAT_CTRL_NAPT_EN_FLAG HSL_RW 4794 4795 4796 4797 4798#define PRV_BASEADDR 4799#define PRV_BASEADDR_OFFSET 0x0e5c 4800#define PRV_BASEADDR_E_LENGTH 4 4801#define PRV_BASEADDR_E_OFFSET 0x0 4802#define PRV_BASEADDR_NR_E 1 4803 4804#define IP4_ADDR 4805#define PRV_BASEADDR_IP4_ADDR_BOFFSET 0 4806#define PRV_BASEADDR_IP4_ADDR_BLEN 20 4807#define PRV_BASEADDR_IP4_ADDR_FLAG HSL_RW 4808 4809 4810 4811 4812#define PRVIP_ADDR 4813#define PRVIP_ADDR_OFFSET 0x0470 4814#define PRVIP_ADDR_E_LENGTH 4 4815#define PRVIP_ADDR_E_OFFSET 0x0 4816#define PRVIP_ADDR_NR_E 1 4817 4818#define IP4_BASEADDR 4819#define PRVIP_ADDR_IP4_BASEADDR_BOFFSET 0 4820#define PRVIP_ADDR_IP4_BASEADDR_BLEN 32 4821#define PRVIP_ADDR_IP4_BASEADDR_FLAG HSL_RW 4822 4823 4824#define PRVIP_MASK 4825#define PRVIP_MASK_OFFSET 0x0474 4826#define PRVIP_MASK_E_LENGTH 4 4827#define PRVIP_MASK_E_OFFSET 0x0 4828#define PRVIP_MASK_NR_E 1 4829 4830#define IP4_BASEMASK 4831#define PRVIP_MASK_IP4_BASEMASK_BOFFSET 0 4832#define PRVIP_MASK_IP4_BASEMASK_BLEN 32 4833#define PRVIP_MASK_IP4_BASEMASK_FLAG HSL_RW 4834 4835 4836 4837 4838#define PUB_ADDR0 4839#define PUB_ADDR0_OFFSET 0x5aa00 4840#define PUB_ADDR0_E_LENGTH 4 4841#define PUB_ADDR0_E_OFFSET 0x0 4842#define PUB_ADDR0_NR_E 1 4843 4844#define IP4_ADDR 4845#define PUB_ADDR0_IP4_ADDR_BOFFSET 0 4846#define PUB_ADDR0_IP4_ADDR_BLEN 32 4847#define PUB_ADDR0_IP4_ADDR_FLAG HSL_RW 4848 4849 4850#define PUB_ADDR1 4851#define PUB_ADDR1_OFFSET 0x5aa04 4852#define PUB_ADDR1_E_LENGTH 4 4853#define PUB_ADDR1_E_OFFSET 0x0 4854#define PUB_ADDR1_NR_E 1 4855 4856#define ADDR_VALID 4857#define PUB_ADDR1_ADDR_VALID_BOFFSET 0 4858#define PUB_ADDR1_ADDR_VALID_BLEN 1 4859#define PUB_ADDR1_ADDR_VALID_FLAG HSL_RW 4860 4861 4862 4863 4864#define INTF_ADDR_ENTRY0 4865#define INTF_ADDR_ENTRY0_OFFSET 0x5aa00 4866#define INTF_ADDR_ENTRY0_E_LENGTH 4 4867#define INTF_ADDR_ENTRY0_E_OFFSET 0x0 4868#define INTF_ADDR_ENTRY0_NR_E 8 4869 4870#define MAC_ADDR2 4871#define INTF_ADDR_ENTRY0_MAC_ADDR2_BOFFSET 24 4872#define INTF_ADDR_ENTRY0_MAC_ADDR2_BLEN 8 4873#define INTF_ADDR_ENTRY0_MAC_ADDR2_FLAG HSL_RW 4874 4875#define MAC_ADDR3 4876#define INTF_ADDR_ENTRY0_MAC_ADDR3_BOFFSET 16 4877#define INTF_ADDR_ENTRY0_MAC_ADDR3_BLEN 8 4878#define INTF_ADDR_ENTRY0_MAC_ADDR3_FLAG HSL_RW 4879 4880#define MAC_ADDR4 4881#define INTF_ADDR_ENTRY0_MAC_ADDR4_BOFFSET 8 4882#define INTF_ADDR_ENTRY0_MAC_ADDR4_BLEN 8 4883#define INTF_ADDR_ENTRY0_MAC_ADDR4_FLAG HSL_RW 4884 4885#define MAC_ADDR5 4886#define INTF_ADDR_ENTRY0_MAC_ADDR5_BOFFSET 0 4887#define INTF_ADDR_ENTRY0_MAC_ADDR5_BLEN 8 4888#define INTF_ADDR_ENTRY0_MAC_ADDR5_FLAG HSL_RW 4889 4890 4891#define INTF_ADDR_ENTRY1 4892#define INTF_ADDR_ENTRY1_OFFSET 0x5aa04 4893#define INTF_ADDR_ENTRY1_E_LENGTH 4 4894#define INTF_ADDR_ENTRY1_E_OFFSET 0x0 4895#define INTF_ADDR_ENTRY1_NR_E 8 4896 4897#define VID_HIGH0 4898#define INTF_ADDR_ENTRY1_VID_HIGH0_BOFFSET 28 4899#define INTF_ADDR_ENTRY1_VID_HIGH0_BLEN 4 4900#define INTF_ADDR_ENTRY1_VID_HIGH0_FLAG HSL_RW 4901 4902#define VID_LOW 4903#define INTF_ADDR_ENTRY1_VID_LOW_BOFFSET 16 4904#define INTF_ADDR_ENTRY1_VID_LOW_BLEN 12 4905#define INTF_ADDR_ENTRY1_VID_LOW_FLAG HSL_RW 4906 4907#define MAC_ADDR0 4908#define INTF_ADDR_ENTRY1_MAC_ADDR0_BOFFSET 8 4909#define INTF_ADDR_ENTRY1_MAC_ADDR0_BLEN 8 4910#define INTF_ADDR_ENTRY1_MAC_ADDR0_FLAG HSL_RW 4911 4912#define MAC_ADDR1 4913#define INTF_ADDR_ENTRY1_MAC_ADDR1_BOFFSET 0 4914#define INTF_ADDR_ENTRY1_MAC_ADDR1_BLEN 8 4915#define INTF_ADDR_ENTRY1_MAC_ADDR1_FLAG HSL_RW 4916 4917 4918#define INTF_ADDR_ENTRY2 4919#define INTF_ADDR_ENTRY2_OFFSET 0x5aa08 4920#define INTF_ADDR_ENTRY2_E_LENGTH 4 4921#define INTF_ADDR_ENTRY2_E_OFFSET 0x0 4922#define INTF_ADDR_ENTRY2_NR_E 8 4923 4924#define IP6_ROUTE 4925#define INTF_ADDR_ENTRY2_IP6_ROUTE_BOFFSET 9 4926#define INTF_ADDR_ENTRY2_IP6_ROUTE_BLEN 1 4927#define INTF_ADDR_ENTRY2_IP6_ROUTE_FLAG HSL_RW 4928 4929#define IP4_ROUTE 4930#define INTF_ADDR_ENTRY2_IP4_ROUTE_BOFFSET 8 4931#define INTF_ADDR_ENTRY2_IP4_ROUTE_BLEN 1 4932#define INTF_ADDR_ENTRY2_IP4_ROUTE_FLAG HSL_RW 4933 4934#define VID_HIGH1 4935#define INTF_ADDR_ENTRY2_VID_HIGH1_BOFFSET 0 4936#define INTF_ADDR_ENTRY2_VID_HIGH1_BLEN 8 4937#define INTF_ADDR_ENTRY2_VID_HIGH1_FLAG HSL_RW 4938 4939 4940 4941 4942 /* Port Shaper Register0 */ 4943#define EG_SHAPER0 4944#define EG_SHAPER0_OFFSET 0x0890 4945#define EG_SHAPER0_E_LENGTH 4 4946#define EG_SHAPER0_E_OFFSET 0x0020 4947#define EG_SHAPER0_NR_E 7 4948 4949#define EG_Q1_CIR 4950#define EG_SHAPER0_EG_Q1_CIR_BOFFSET 16 4951#define EG_SHAPER0_EG_Q1_CIR_BLEN 15 4952#define EG_SHAPER0_EG_Q1_CIR_FLAG HSL_RW 4953 4954#define EG_Q0_CIR 4955#define EG_SHAPER0_EG_Q0_CIR_BOFFSET 0 4956#define EG_SHAPER0_EG_Q0_CIR_BLEN 15 4957#define EG_SHAPER0_EG_Q0_CIR_FLAG HSL_RW 4958 4959 4960 /* Port Shaper Register1 */ 4961#define EG_SHAPER1 4962#define EG_SHAPER1_OFFSET 0x0894 4963#define EG_SHAPER1_E_LENGTH 4 4964#define EG_SHAPER1_E_OFFSET 0x0020 4965#define EG_SHAPER1_NR_E 7 4966 4967#define EG_Q3_CIR 4968#define EG_SHAPER1_EG_Q3_CIR_BOFFSET 16 4969#define EG_SHAPER1_EG_Q3_CIR_BLEN 15 4970#define EG_SHAPER1_EG_Q3_CIR_FLAG HSL_RW 4971 4972#define EG_Q2_CIR 4973#define EG_SHAPER1_EG_Q2_CIR_BOFFSET 0 4974#define EG_SHAPER1_EG_Q2_CIR_BLEN 15 4975#define EG_SHAPER1_EG_Q2_CIR_FLAG HSL_RW 4976 4977 4978 /* Port Shaper Register2 */ 4979#define EG_SHAPER2 4980#define EG_SHAPER2_OFFSET 0x0898 4981#define EG_SHAPER2_E_LENGTH 4 4982#define EG_SHAPER2_E_OFFSET 0x0020 4983#define EG_SHAPER2_NR_E 7 4984 4985#define EG_Q5_CIR 4986#define EG_SHAPER2_EG_Q5_CIR_BOFFSET 16 4987#define EG_SHAPER2_EG_Q5_CIR_BLEN 15 4988#define EG_SHAPER2_EG_Q5_CIR_FLAG HSL_RW 4989 4990#define EG_Q4_CIR 4991#define EG_SHAPER2_EG_Q4_CIR_BOFFSET 0 4992#define EG_SHAPER2_EG_Q4_CIR_BLEN 15 4993#define EG_SHAPER2_EG_Q4_CIR_FLAG HSL_RW 4994 4995 4996 /* Port Shaper Register3 */ 4997#define EG_SHAPER3 4998#define EG_SHAPER3_OFFSET 0x089c 4999#define EG_SHAPER3_E_LENGTH 4 5000#define EG_SHAPER3_E_OFFSET 0x0020 5001#define EG_SHAPER3_NR_E 7 5002 5003#define EG_Q1_EIR 5004#define EG_SHAPER3_EG_Q1_EIR_BOFFSET 16 5005#define EG_SHAPER3_EG_Q1_EIR_BLEN 15 5006#define EG_SHAPER3_EG_Q1_EIR_FLAG HSL_RW 5007 5008#define EG_Q0_EIR 5009#define EG_SHAPER3_EG_Q0_EIR_BOFFSET 0 5010#define EG_SHAPER3_EG_Q0_EIR_BLEN 15 5011#define EG_SHAPER3_EG_Q0_EIR_FLAG HSL_RW 5012 5013 5014 /* Port Shaper Register4 */ 5015#define EG_SHAPER4 5016#define EG_SHAPER4_OFFSET 0x08a0 5017#define EG_SHAPER4_E_LENGTH 4 5018#define EG_SHAPER4_E_OFFSET 0x0020 5019#define EG_SHAPER4_NR_E 7 5020 5021#define EG_Q3_EIR 5022#define EG_SHAPER4_EG_Q3_EIR_BOFFSET 16 5023#define EG_SHAPER4_EG_Q3_EIR_BLEN 15 5024#define EG_SHAPER4_EG_Q3_EIR_FLAG HSL_RW 5025 5026#define EG_Q2_EIR 5027#define EG_SHAPER4_EG_Q2_EIR_BOFFSET 0 5028#define EG_SHAPER4_EG_Q2_EIR_BLEN 15 5029#define EG_SHAPER4_EG_Q2_EIR_FLAG HSL_RW 5030 5031 5032 /* Port Shaper Register5 */ 5033#define EG_SHAPER5 5034#define EG_SHAPER5_OFFSET 0x08a4 5035#define EG_SHAPER5_E_LENGTH 4 5036#define EG_SHAPER5_E_OFFSET 0x0020 5037#define EG_SHAPER5_NR_E 7 5038 5039#define EG_Q5_EIR 5040#define EG_SHAPER5_EG_Q5_EIR_BOFFSET 16 5041#define EG_SHAPER5_EG_Q5_EIR_BLEN 15 5042#define EG_SHAPER5_EG_Q5_EIR_FLAG HSL_RW 5043 5044#define EG_Q4_EIR 5045#define EG_SHAPER5_EG_Q4_EIR_BOFFSET 0 5046#define EG_SHAPER5_EG_Q4_EIR_BLEN 15 5047#define EG_SHAPER5_EG_Q4_EIR_FLAG HSL_RW 5048 5049 5050 /* Port Shaper Register6 */ 5051#define EG_SHAPER6 5052#define EG_SHAPER6_OFFSET 0x08a8 5053#define EG_SHAPER6_E_LENGTH 4 5054#define EG_SHAPER6_E_OFFSET 0x0020 5055#define EG_SHAPER6_NR_E 7 5056 5057#define EG_Q3_CBS 5058#define EG_SHAPER6_EG_Q3_CBS_BOFFSET 28 5059#define EG_SHAPER6_EG_Q3_CBS_BLEN 3 5060#define EG_SHAPER6_EG_Q3_CBS_FLAG HSL_RW 5061 5062#define EG_Q3_EBS 5063#define EG_SHAPER6_EG_Q3_EBS_BOFFSET 24 5064#define EG_SHAPER6_EG_Q3_EBS_BLEN 3 5065#define EG_SHAPER6_EG_Q3_EBS_FLAG HSL_RW 5066 5067#define EG_Q2_CBS 5068#define EG_SHAPER6_EG_Q2_CBS_BOFFSET 20 5069#define EG_SHAPER6_EG_Q2_CBS_BLEN 3 5070#define EG_SHAPER6_EG_Q2_CBS_FLAG HSL_RW 5071 5072#define EG_Q2_EBS 5073#define EG_SHAPER6_EG_Q2_EBS_BOFFSET 16 5074#define EG_SHAPER6_EG_Q2_EBS_BLEN 3 5075#define EG_SHAPER6_EG_Q2_EBS_FLAG HSL_RW 5076 5077#define EG_Q1_CBS 5078#define EG_SHAPER6_EG_Q1_CBS_BOFFSET 12 5079#define EG_SHAPER6_EG_Q1_CBS_BLEN 3 5080#define EG_SHAPER6_EG_Q1_CBS_FLAG HSL_RW 5081 5082#define EG_Q1_EBS 5083#define EG_SHAPER6_EG_Q1_EBS_BOFFSET 8 5084#define EG_SHAPER6_EG_Q1_EBS_BLEN 3 5085#define EG_SHAPER6_EG_Q1_EBS_FLAG HSL_RW 5086 5087#define EG_Q0_CBS 5088#define EG_SHAPER6_EG_Q0_CBS_BOFFSET 4 5089#define EG_SHAPER6_EG_Q0_CBS_BLEN 3 5090#define EG_SHAPER6_EG_Q0_CBS_FLAG HSL_RW 5091 5092#define EG_Q0_EBS 5093#define EG_SHAPER6_EG_Q0_EBS_BOFFSET 0 5094#define EG_SHAPER6_EG_Q0_EBS_BLEN 3 5095#define EG_SHAPER6_EG_Q0_EBS_FLAG HSL_RW 5096 5097 5098 /* Port Shaper Register7 */ 5099#define EG_SHAPER7 5100#define EG_SHAPER7_OFFSET 0x08ac 5101#define EG_SHAPER7_E_LENGTH 4 5102#define EG_SHAPER7_E_OFFSET 0x0020 5103#define EG_SHAPER7_NR_E 7 5104 5105#define EG_Q5_CBS 5106#define EG_SHAPER7_EG_Q5_CBS_BOFFSET 28 5107#define EG_SHAPER7_EG_Q5_CBS_BLEN 3 5108#define EG_SHAPER7_EG_Q5_CBS_FLAG HSL_RW 5109 5110#define EG_Q5_EBS 5111#define EG_SHAPER7_EG_Q5_EBS_BOFFSET 24 5112#define EG_SHAPER7_EG_Q5_EBS_BLEN 3 5113#define EG_SHAPER7_EG_Q5_EBS_FLAG HSL_RW 5114 5115#define EG_Q4_CBS 5116#define EG_SHAPER7_EG_Q4_CBS_BOFFSET 20 5117#define EG_SHAPER7_EG_Q4_CBS_BLEN 3 5118#define EG_SHAPER7_EG_Q4_CBS_FLAG HSL_RW 5119 5120#define EG_Q4_EBS 5121#define EG_SHAPER7_EG_Q4_EBS_BOFFSET 16 5122#define EG_SHAPER7_EG_Q4_EBS_BLEN 3 5123#define EG_SHAPER7_EG_Q4_EBS_FLAG HSL_RW 5124 5125#define EG_Q5_UNIT 5126#define EG_SHAPER7_EG_Q5_UNIT_BOFFSET 13 5127#define EG_SHAPER7_EG_Q5_UNIT_BLEN 1 5128#define EG_SHAPER7_EG_Q5_UNIT_FLAG HSL_RW 5129 5130#define EG_Q4_UNIT 5131#define EG_SHAPER7_EG_Q4_UNIT_BOFFSET 12 5132#define EG_SHAPER7_EG_Q4_UNIT_BLEN 1 5133#define EG_SHAPER7_EG_Q4_UNIT_FLAG HSL_RW 5134 5135#define EG_Q3_UNIT 5136#define EG_SHAPER7_EG_Q3_UNIT_BOFFSET 11 5137#define EG_SHAPER7_EG_Q3_UNIT_BLEN 1 5138#define EG_SHAPER7_EG_Q3_UNIT_FLAG HSL_RW 5139 5140#define EG_Q2_UNIT 5141#define EG_SHAPER7_EG_Q2_UNIT_BOFFSET 10 5142#define EG_SHAPER7_EG_Q2_UNIT_BLEN 1 5143#define EG_SHAPER7_EG_Q2_UNIT_FLAG HSL_RW 5144 5145#define EG_Q1_UNIT 5146#define EG_SHAPER7_EG_Q1_UNIT_BOFFSET 9 5147#define EG_SHAPER7_EG_Q1_UNIT_BLEN 1 5148#define EG_SHAPER7_EG_Q1_UNIT_FLAG HSL_RW 5149 5150#define EG_Q0_UNIT 5151#define EG_SHAPER7_EG_Q0_UNIT_BOFFSET 8 5152#define EG_SHAPER7_EG_Q0_UNIT_BLEN 1 5153#define EG_SHAPER7_EG_Q0_UNIT_FLAG HSL_RW 5154 5155#define EG_PT 5156#define EG_SHAPER7_EG_PT_BOFFSET 3 5157#define EG_SHAPER7_EG_PT_BLEN 1 5158#define EG_SHAPER7_EG_PT_FLAG HSL_RW 5159 5160#define EG_TS 5161#define EG_SHAPER7_EG_TS_BOFFSET 0 5162#define EG_SHAPER7_EG_TS_BLEN 3 5163#define EG_SHAPER7_EG_TS_FLAG HSL_RW 5164 5165 5166 5167 /* ACL Policer Register0 */ 5168#define ACL_POLICER0 5169#define ACL_POLICER0_OFFSET 0x0a00 5170#define ACL_POLICER0_E_LENGTH 4 5171#define ACL_POLICER0_E_OFFSET 0x0008 5172#define ACL_POLICER0_NR_E 32 5173 5174#define ACL_CBS 5175#define ACL_POLICER0_ACL_CBS_BOFFSET 15 5176#define ACL_POLICER0_ACL_CBS_BLEN 3 5177#define ACL_POLICER0_ACL_CBS_FLAG HSL_RW 5178 5179#define ACL_CIR 5180#define ACL_POLICER0_ACL_CIR_BOFFSET 0 5181#define ACL_POLICER0_ACL_CIR_BLEN 15 5182#define ACL_POLICER0_ACL_CIR_FLAG HSL_RW 5183 5184 5185 /* ACL Policer Register1 */ 5186#define ACL_POLICER1 5187#define ACL_POLICER1_OFFSET 0x0a04 5188#define ACL_POLICER1_E_LENGTH 4 5189#define ACL_POLICER1_E_OFFSET 0x0008 5190#define ACL_POLICER1_NR_E 32 5191 5192#define ACL_BORROW 5193#define ACL_POLICER1_ACL_BORROW_BOFFSET 23 5194#define ACL_POLICER1_ACL_BORROW_BLEN 1 5195#define ACL_POLICER1_ACL_BORROW_FLAG HSL_RW 5196 5197#define ACL_UNIT 5198#define ACL_POLICER1_ACL_UNIT_BOFFSET 22 5199#define ACL_POLICER1_ACL_UNIT_BLEN 1 5200#define ACL_POLICER1_ACL_UNIT_FLAG HSL_RW 5201 5202#define ACL_CF 5203#define ACL_POLICER1_ACL_CF_BOFFSET 21 5204#define ACL_POLICER1_ACL_CF_BLEN 1 5205#define ACL_POLICER1_ACL_CF_FLAG HSL_RW 5206 5207#define ACL_CM 5208#define ACL_POLICER1_ACL_CM_BOFFSET 20 5209#define ACL_POLICER1_ACL_CM_BLEN 1 5210#define ACL_POLICER1_ACL_CM_FLAG HSL_RW 5211 5212#define ACL_TS 5213#define ACL_POLICER1_ACL_TS_BOFFSET 18 5214#define ACL_POLICER1_ACL_TS_BLEN 2 5215#define ACL_POLICER1_ACL_TS_FLAG HSL_RW 5216 5217#define ACL_EBS 5218#define ACL_POLICER1_ACL_EBS_BOFFSET 15 5219#define ACL_POLICER1_ACL_EBS_BLEN 3 5220#define ACL_POLICER1_ACL_EBS_FLAG HSL_RW 5221 5222#define ACL_EIR 5223#define ACL_POLICER1_ACL_EIR_BOFFSET 0 5224#define ACL_POLICER1_ACL_EIR_BLEN 15 5225#define ACL_POLICER1_ACL_EIR_FLAG HSL_RW 5226 5227 5228 /* ACL Counter Register0 */ 5229#define ACL_COUNTER0 5230#define ACL_COUNTER0_OFFSET 0x1c000 5231#define ACL_COUNTER0_E_LENGTH 4 5232#define ACL_COUNTER0_E_OFFSET 0x0008 5233#define ACL_COUNTER0_NR_E 32 5234 5235 /* ACL Counter Register1 */ 5236#define ACL_COUNTER1 5237#define ACL_COUNTER1_OFFSET 0x1c004 5238#define ACL_COUNTER1_E_LENGTH 4 5239#define ACL_COUNTER1_E_OFFSET 0x0008 5240#define ACL_COUNTER1_NR_E 32 5241 5242 5243 5244 5245 /* INGRESS Policer Register0 */ 5246#define INGRESS_POLICER0 5247#define INGRESS_POLICER0_OFFSET 0x0b00 5248#define INGRESS_POLICER0_E_LENGTH 4 5249#define INGRESS_POLICER0_E_OFFSET 0x0010 5250#define INGRESS_POLICER0_NR_E 7 5251 5252#define ADD_RATE_BYTE 5253#define INGRESS_POLICER0_ADD_RATE_BYTE_BOFFSET 24 5254#define INGRESS_POLICER0_ADD_RATE_BYTE_BLEN 8 5255#define INGRESS_POLICER0_ADD_RATE_BYTE_FLAG HSL_RW 5256 5257#define C_ING_TS 5258#define INGRESS_POLICER0_C_ING_TS_BOFFSET 22 5259#define INGRESS_POLICER0_C_ING_TS_BLEN 2 5260#define INGRESS_POLICER0_C_ING_TS_FLAG HSL_RW 5261 5262#define RATE_MODE 5263#define INGRESS_POLICER0_RATE_MODE_BOFFSET 20 5264#define INGRESS_POLICER0_RATE_MODE_BLEN 1 5265#define INGRESS_POLICER0_RATE_MODE_FLAG HSL_RW 5266 5267#define INGRESS_CBS 5268#define INGRESS_POLICER0_INGRESS_CBS_BOFFSET 15 5269#define INGRESS_POLICER0_INGRESS_CBS_BLEN 3 5270#define INGRESS_POLICER0_INGRESS_CBS_FLAG HSL_RW 5271 5272#define INGRESS_CIR 5273#define INGRESS_POLICER0_INGRESS_CIR_BOFFSET 0 5274#define INGRESS_POLICER0_INGRESS_CIR_BLEN 15 5275#define INGRESS_POLICER0_INGRESS_CIR_FLAG HSL_RW 5276 5277 5278 /* INGRESS Policer Register1 */ 5279#define INGRESS_POLICER1 5280#define INGRESS_POLICER1_OFFSET 0x0b04 5281#define INGRESS_POLICER1_E_LENGTH 4 5282#define INGRESS_POLICER1_E_OFFSET 0x0010 5283#define INGRESS_POLICER1_NR_E 7 5284 5285#define INGRESS_BORROW 5286#define INGRESS_POLICER1_INGRESS_BORROW_BOFFSET 23 5287#define INGRESS_POLICER1_INGRESS_BORROW_BLEN 1 5288#define INGRESS_POLICER1_INGRESS_BORROW_FLAG HSL_RW 5289 5290#define INGRESS_UNIT 5291#define INGRESS_POLICER1_INGRESS_UNIT_BOFFSET 22 5292#define INGRESS_POLICER1_INGRESS_UNIT_BLEN 1 5293#define INGRESS_POLICER1_INGRESS_UNIT_FLAG HSL_RW 5294 5295#define INGRESS_CF 5296#define INGRESS_POLICER1_INGRESS_CF_BOFFSET 21 5297#define INGRESS_POLICER1_INGRESS_CF_BLEN 1 5298#define INGRESS_POLICER1_INGRESS_CF_FLAG HSL_RW 5299 5300#define INGRESS_CM 5301#define INGRESS_POLICER1_INGRESS_CM_BOFFSET 20 5302#define INGRESS_POLICER1_INGRESS_CM_BLEN 1 5303#define INGRESS_POLICER1_INGRESS_CM_FLAG HSL_RW 5304 5305#define E_ING_TS 5306#define INGRESS_POLICER1_E_ING_TS_BOFFSET 18 5307#define INGRESS_POLICER1_E_ING_TS_BLEN 2 5308#define INGRESS_POLICER1_E_ING_TS_FLAG HSL_RW 5309 5310#define INGRESS_EBS 5311#define INGRESS_POLICER1_INGRESS_EBS_BOFFSET 15 5312#define INGRESS_POLICER1_INGRESS_EBS_BLEN 3 5313#define INGRESS_POLICER1_INGRESS_EBS_FLAG HSL_RW 5314 5315#define INGRESS_EIR 5316#define INGRESS_POLICER1_INGRESS_EIR_BOFFSET 0 5317#define INGRESS_POLICER1_INGRESS_EIR_BLEN 15 5318#define INGRESS_POLICER1_INGRESS_EIR_FLAG HSL_RW 5319 5320 5321 /* INGRESS Policer Register2 */ 5322#define INGRESS_POLICER2 5323#define INGRESS_POLICER2_OFFSET 0x0b08 5324#define INGRESS_POLICER2_E_LENGTH 4 5325#define INGRESS_POLICER2_E_OFFSET 0x0010 5326#define INGRESS_POLICER2_NR_E 7 5327 5328#define C_MUL 5329#define INGRESS_POLICER2_C_MUL_BOFFSET 15 5330#define INGRESS_POLICER2_C_MUL_BLEN 1 5331#define INGRESS_POLICER2_C_UNK_MUL_FLAG HSL_RW 5332 5333#define C_UNI 5334#define INGRESS_POLICER2_C_UNI_BOFFSET 14 5335#define INGRESS_POLICER2_C_UNI_BLEN 1 5336#define INGRESS_POLICER2_C_UNI_FLAG HSL_RW 5337 5338#define C_UNK_MUL 5339#define INGRESS_POLICER2_C_UNK_MUL_BOFFSET 13 5340#define INGRESS_POLICER2_C_UNK_MUL_BLEN 1 5341#define INGRESS_POLICER2_C_UNK_MUL_FLAG HSL_RW 5342 5343#define C_UNK_UNI 5344#define INGRESS_POLICER2_C_UNK_UNI_BOFFSET 12 5345#define INGRESS_POLICER2_C_UNK_UNI_BLEN 1 5346#define INGRESS_POLICER2_C_UNK_UNI_FLAG HSL_RW 5347 5348#define C_BROAD 5349#define INGRESS_POLICER2_C_BROAD_BOFFSET 11 5350#define INGRESS_POLICER2_C_BROAD_BLEN 1 5351#define INGRESS_POLICER2_C_BROAD_FLAG HSL_RW 5352 5353#define C_MANAGE 5354#define INGRESS_POLICER2_C_MANAGC_BOFFSET 10 5355#define INGRESS_POLICER2_C_MANAGC_BLEN 1 5356#define INGRESS_POLICER2_C_MANAGC_FLAG HSL_RW 5357 5358#define C_TCP 5359#define INGRESS_POLICER2_C_TCP_BOFFSET 9 5360#define INGRESS_POLICER2_C_TCP_BLEN 1 5361#define INGRESS_POLICER2_C_TCP_FLAG HSL_RW 5362 5363#define C_MIRR 5364#define INGRESS_POLICER2_C_MIRR_BOFFSET 8 5365#define INGRESS_POLICER2_C_MIRR_BLEN 1 5366#define INGRESS_POLICER2_C_MIRR_FLAG HSL_RW 5367 5368#define E_MUL 5369#define INGRESS_POLICER2_E_MUL_BOFFSET 7 5370#define INGRESS_POLICER2_E_MUL_BLEN 1 5371#define INGRESS_POLICER2_E_UNK_MUL_FLAG HSL_RW 5372 5373#define E_UNI 5374#define INGRESS_POLICER2_E_UNI_BOFFSET 6 5375#define INGRESS_POLICER2_E_UNI_BLEN 1 5376#define INGRESS_POLICER2_E_UNI_FLAG HSL_RW 5377 5378#define E_UNK_MUL 5379#define INGRESS_POLICER2_E_UNK_MUL_BOFFSET 5 5380#define INGRESS_POLICER2_E_UNK_MUL_BLEN 1 5381#define INGRESS_POLICER2_E_UNK_MUL_FLAG HSL_RW 5382 5383#define E_UNK_UNI 5384#define INGRESS_POLICER2_E_UNK_UNI_BOFFSET 4 5385#define INGRESS_POLICER2_E_UNK_UNI_BLEN 1 5386#define INGRESS_POLICER2_E_UNK_UNI_FLAG HSL_RW 5387 5388#define E_BROAD 5389#define INGRESS_POLICER2_E_BROAD_BOFFSET 3 5390#define INGRESS_POLICER2_E_BROAD_BLEN 1 5391#define INGRESS_POLICER2_E_BROAD_FLAG HSL_RW 5392 5393#define E_MANAGE 5394#define INGRESS_POLICER2_E_MANAGE_BOFFSET 2 5395#define INGRESS_POLICER2_E_MANAGE_BLEN 1 5396#define INGRESS_POLICER2_E_MANAGE_FLAG HSL_RW 5397 5398#define E_TCP 5399#define INGRESS_POLICER2_E_TCP_BOFFSET 1 5400#define INGRESS_POLICER2_E_TCP_BLEN 1 5401#define INGRESS_POLICER2_E_TCP_FLAG HSL_RW 5402 5403#define E_MIRR 5404#define INGRESS_POLICER2_E_MIRR_BOFFSET 0 5405#define INGRESS_POLICER2_E_MIRR_BLEN 1 5406#define INGRESS_POLICER2_E_MIRR_FLAG HSL_RW 5407 5408 5409 5410 5411 /* Port Rate Limit2 Register */ 5412#define WRR_CTRL 5413#define WRR_CTRL_OFFSET 0x0830 5414#define WRR_CTRL_E_LENGTH 4 5415#define WRR_CTRL_E_OFFSET 0x0004 5416#define WRR_CTRL_NR_E 7 5417 5418#define SCH_MODE 5419#define WRR_CTRL_SCH_MODE_BOFFSET 30 5420#define WRR_CTRL_SCH_MODE_BLEN 2 5421#define WRR_CTRL_SCH_MODE_FLAG HSL_RW 5422 5423#define Q5_W 5424#define WRR_CTRL_Q5_W_BOFFSET 25 5425#define WRR_CTRL_Q5_W_BLEN 5 5426#define WRR_CTRL_Q5_W_FLAG HSL_RW 5427 5428#define Q4_W 5429#define WRR_CTRL_Q4_W_BOFFSET 20 5430#define WRR_CTRL_Q4_W_BLEN 5 5431#define WRR_CTRL_Q4_W_FLAG HSL_RW 5432 5433#define Q3_W 5434#define WRR_CTRL_Q3_W_BOFFSET 15 5435#define WRR_CTRL_Q3_W_BLEN 5 5436#define WRR_CTRL_Q3_W_FLAG HSL_RW 5437 5438#define Q2_W 5439#define WRR_CTRL_Q2_W_BOFFSET 10 5440#define WRR_CTRL_Q2_W_BLEN 5 5441#define WRR_CTRL_Q2_W_FLAG HSL_RW 5442 5443#define Q1_W 5444#define WRR_CTRL_Q1_W_BOFFSET 5 5445#define WRR_CTRL_Q1_W_BLEN 5 5446#define WRR_CTRL_Q1_W_FLAG HSL_RW 5447 5448#define Q0_W 5449#define WRR_CTRL_Q0_W_BOFFSET 0 5450#define WRR_CTRL_Q0_W_BLEN 5 5451#define WRR_CTRL_Q0_W_FLAG HSL_RW 5452 5453 5454 5455 5456 5457#ifdef __cplusplus 5458} 5459#endif /* __cplusplus */ 5460#endif /* _ISISC_REG_H_ */ 5461 5462