1[
2    {
3	 "ArchStdEvent": "L3_CACHE_RD"
4    }
5]