1/* SPDX-License-Identifier: GPL-2.0-only */ 2/* 3 * wm8904.h -- WM8904 ASoC driver 4 * 5 * Copyright 2009 Wolfson Microelectronics, plc 6 * 7 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com> 8 */ 9 10#ifndef _WM8904_H 11#define _WM8904_H 12 13#define WM8904_CLK_AUTO 0 14#define WM8904_CLK_MCLK 1 15#define WM8904_CLK_FLL 2 16 17#define WM8904_FLL_MCLK 1 18#define WM8904_FLL_BCLK 2 19#define WM8904_FLL_LRCLK 3 20#define WM8904_FLL_FREE_RUNNING 4 21 22/* 23 * Register values. 24 */ 25#define WM8904_SW_RESET_AND_ID 0x00 26#define WM8904_REVISION 0x01 27#define WM8904_BIAS_CONTROL_0 0x04 28#define WM8904_VMID_CONTROL_0 0x05 29#define WM8904_MIC_BIAS_CONTROL_0 0x06 30#define WM8904_MIC_BIAS_CONTROL_1 0x07 31#define WM8904_ANALOGUE_DAC_0 0x08 32#define WM8904_MIC_FILTER_CONTROL 0x09 33#define WM8904_ANALOGUE_ADC_0 0x0A 34#define WM8904_POWER_MANAGEMENT_0 0x0C 35#define WM8904_POWER_MANAGEMENT_2 0x0E 36#define WM8904_POWER_MANAGEMENT_3 0x0F 37#define WM8904_POWER_MANAGEMENT_6 0x12 38#define WM8904_CLOCK_RATES_0 0x14 39#define WM8904_CLOCK_RATES_1 0x15 40#define WM8904_CLOCK_RATES_2 0x16 41#define WM8904_AUDIO_INTERFACE_0 0x18 42#define WM8904_AUDIO_INTERFACE_1 0x19 43#define WM8904_AUDIO_INTERFACE_2 0x1A 44#define WM8904_AUDIO_INTERFACE_3 0x1B 45#define WM8904_DAC_DIGITAL_VOLUME_LEFT 0x1E 46#define WM8904_DAC_DIGITAL_VOLUME_RIGHT 0x1F 47#define WM8904_DAC_DIGITAL_0 0x20 48#define WM8904_DAC_DIGITAL_1 0x21 49#define WM8904_ADC_DIGITAL_VOLUME_LEFT 0x24 50#define WM8904_ADC_DIGITAL_VOLUME_RIGHT 0x25 51#define WM8904_ADC_DIGITAL_0 0x26 52#define WM8904_DIGITAL_MICROPHONE_0 0x27 53#define WM8904_DRC_0 0x28 54#define WM8904_DRC_1 0x29 55#define WM8904_DRC_2 0x2A 56#define WM8904_DRC_3 0x2B 57#define WM8904_ANALOGUE_LEFT_INPUT_0 0x2C 58#define WM8904_ANALOGUE_RIGHT_INPUT_0 0x2D 59#define WM8904_ANALOGUE_LEFT_INPUT_1 0x2E 60#define WM8904_ANALOGUE_RIGHT_INPUT_1 0x2F 61#define WM8904_ANALOGUE_OUT1_LEFT 0x39 62#define WM8904_ANALOGUE_OUT1_RIGHT 0x3A 63#define WM8904_ANALOGUE_OUT2_LEFT 0x3B 64#define WM8904_ANALOGUE_OUT2_RIGHT 0x3C 65#define WM8904_ANALOGUE_OUT12_ZC 0x3D 66#define WM8904_DC_SERVO_0 0x43 67#define WM8904_DC_SERVO_1 0x44 68#define WM8904_DC_SERVO_2 0x45 69#define WM8904_DC_SERVO_4 0x47 70#define WM8904_DC_SERVO_5 0x48 71#define WM8904_DC_SERVO_6 0x49 72#define WM8904_DC_SERVO_7 0x4A 73#define WM8904_DC_SERVO_8 0x4B 74#define WM8904_DC_SERVO_9 0x4C 75#define WM8904_DC_SERVO_READBACK_0 0x4D 76#define WM8904_ANALOGUE_HP_0 0x5A 77#define WM8904_ANALOGUE_LINEOUT_0 0x5E 78#define WM8904_CHARGE_PUMP_0 0x62 79#define WM8904_CLASS_W_0 0x68 80#define WM8904_WRITE_SEQUENCER_0 0x6C 81#define WM8904_WRITE_SEQUENCER_1 0x6D 82#define WM8904_WRITE_SEQUENCER_2 0x6E 83#define WM8904_WRITE_SEQUENCER_3 0x6F 84#define WM8904_WRITE_SEQUENCER_4 0x70 85#define WM8904_FLL_CONTROL_1 0x74 86#define WM8904_FLL_CONTROL_2 0x75 87#define WM8904_FLL_CONTROL_3 0x76 88#define WM8904_FLL_CONTROL_4 0x77 89#define WM8904_FLL_CONTROL_5 0x78 90#define WM8904_GPIO_CONTROL_1 0x79 91#define WM8904_GPIO_CONTROL_2 0x7A 92#define WM8904_GPIO_CONTROL_3 0x7B 93#define WM8904_GPIO_CONTROL_4 0x7C 94#define WM8904_DIGITAL_PULLS 0x7E 95#define WM8904_INTERRUPT_STATUS 0x7F 96#define WM8904_INTERRUPT_STATUS_MASK 0x80 97#define WM8904_INTERRUPT_POLARITY 0x81 98#define WM8904_INTERRUPT_DEBOUNCE 0x82 99#define WM8904_EQ1 0x86 100#define WM8904_EQ2 0x87 101#define WM8904_EQ3 0x88 102#define WM8904_EQ4 0x89 103#define WM8904_EQ5 0x8A 104#define WM8904_EQ6 0x8B 105#define WM8904_EQ7 0x8C 106#define WM8904_EQ8 0x8D 107#define WM8904_EQ9 0x8E 108#define WM8904_EQ10 0x8F 109#define WM8904_EQ11 0x90 110#define WM8904_EQ12 0x91 111#define WM8904_EQ13 0x92 112#define WM8904_EQ14 0x93 113#define WM8904_EQ15 0x94 114#define WM8904_EQ16 0x95 115#define WM8904_EQ17 0x96 116#define WM8904_EQ18 0x97 117#define WM8904_EQ19 0x98 118#define WM8904_EQ20 0x99 119#define WM8904_EQ21 0x9A 120#define WM8904_EQ22 0x9B 121#define WM8904_EQ23 0x9C 122#define WM8904_EQ24 0x9D 123#define WM8904_CONTROL_INTERFACE_TEST_1 0xA1 124#define WM8904_ADC_TEST_0 0xC6 125#define WM8904_ANALOGUE_OUTPUT_BIAS_0 0xCC 126#define WM8904_FLL_NCO_TEST_0 0xF7 127#define WM8904_FLL_NCO_TEST_1 0xF8 128 129#define WM8904_REGISTER_COUNT 101 130#define WM8904_MAX_REGISTER 0xF8 131 132/* 133 * Field Definitions. 134 */ 135 136/* 137 * R0 (0x00) - SW Reset and ID 138 */ 139#define WM8904_SW_RST_DEV_ID1_MASK 0xFFFF /* SW_RST_DEV_ID1 - [15:0] */ 140#define WM8904_SW_RST_DEV_ID1_SHIFT 0 /* SW_RST_DEV_ID1 - [15:0] */ 141#define WM8904_SW_RST_DEV_ID1_WIDTH 16 /* SW_RST_DEV_ID1 - [15:0] */ 142 143/* 144 * R1 (0x01) - Revision 145 */ 146#define WM8904_REVISION_MASK 0x000F /* REVISION - [3:0] */ 147#define WM8904_REVISION_SHIFT 0 /* REVISION - [3:0] */ 148#define WM8904_REVISION_WIDTH 16 /* REVISION - [3:0] */ 149 150/* 151 * R4 (0x04) - Bias Control 0 152 */ 153#define WM8904_POBCTRL 0x0010 /* POBCTRL */ 154#define WM8904_POBCTRL_MASK 0x0010 /* POBCTRL */ 155#define WM8904_POBCTRL_SHIFT 4 /* POBCTRL */ 156#define WM8904_POBCTRL_WIDTH 1 /* POBCTRL */ 157#define WM8904_ISEL_MASK 0x000C /* ISEL - [3:2] */ 158#define WM8904_ISEL_SHIFT 2 /* ISEL - [3:2] */ 159#define WM8904_ISEL_WIDTH 2 /* ISEL - [3:2] */ 160#define WM8904_STARTUP_BIAS_ENA 0x0002 /* STARTUP_BIAS_ENA */ 161#define WM8904_STARTUP_BIAS_ENA_MASK 0x0002 /* STARTUP_BIAS_ENA */ 162#define WM8904_STARTUP_BIAS_ENA_SHIFT 1 /* STARTUP_BIAS_ENA */ 163#define WM8904_STARTUP_BIAS_ENA_WIDTH 1 /* STARTUP_BIAS_ENA */ 164#define WM8904_BIAS_ENA 0x0001 /* BIAS_ENA */ 165#define WM8904_BIAS_ENA_MASK 0x0001 /* BIAS_ENA */ 166#define WM8904_BIAS_ENA_SHIFT 0 /* BIAS_ENA */ 167#define WM8904_BIAS_ENA_WIDTH 1 /* BIAS_ENA */ 168 169/* 170 * R5 (0x05) - VMID Control 0 171 */ 172#define WM8904_VMID_BUF_ENA 0x0040 /* VMID_BUF_ENA */ 173#define WM8904_VMID_BUF_ENA_MASK 0x0040 /* VMID_BUF_ENA */ 174#define WM8904_VMID_BUF_ENA_SHIFT 6 /* VMID_BUF_ENA */ 175#define WM8904_VMID_BUF_ENA_WIDTH 1 /* VMID_BUF_ENA */ 176#define WM8904_VMID_RES_MASK 0x0006 /* VMID_RES - [2:1] */ 177#define WM8904_VMID_RES_SHIFT 1 /* VMID_RES - [2:1] */ 178#define WM8904_VMID_RES_WIDTH 2 /* VMID_RES - [2:1] */ 179#define WM8904_VMID_ENA 0x0001 /* VMID_ENA */ 180#define WM8904_VMID_ENA_MASK 0x0001 /* VMID_ENA */ 181#define WM8904_VMID_ENA_SHIFT 0 /* VMID_ENA */ 182#define WM8904_VMID_ENA_WIDTH 1 /* VMID_ENA */ 183 184/* 185 * R8 (0x08) - Analogue DAC 0 186 */ 187#define WM8904_DAC_BIAS_SEL_MASK 0x0018 /* DAC_BIAS_SEL - [4:3] */ 188#define WM8904_DAC_BIAS_SEL_SHIFT 3 /* DAC_BIAS_SEL - [4:3] */ 189#define WM8904_DAC_BIAS_SEL_WIDTH 2 /* DAC_BIAS_SEL - [4:3] */ 190#define WM8904_DAC_VMID_BIAS_SEL_MASK 0x0006 /* DAC_VMID_BIAS_SEL - [2:1] */ 191#define WM8904_DAC_VMID_BIAS_SEL_SHIFT 1 /* DAC_VMID_BIAS_SEL - [2:1] */ 192#define WM8904_DAC_VMID_BIAS_SEL_WIDTH 2 /* DAC_VMID_BIAS_SEL - [2:1] */ 193 194/* 195 * R9 (0x09) - mic Filter Control 196 */ 197#define WM8904_MIC_DET_SET_THRESHOLD_MASK 0xF000 /* MIC_DET_SET_THRESHOLD - [15:12] */ 198#define WM8904_MIC_DET_SET_THRESHOLD_SHIFT 12 /* MIC_DET_SET_THRESHOLD - [15:12] */ 199#define WM8904_MIC_DET_SET_THRESHOLD_WIDTH 4 /* MIC_DET_SET_THRESHOLD - [15:12] */ 200#define WM8904_MIC_DET_RESET_THRESHOLD_MASK 0x0F00 /* MIC_DET_RESET_THRESHOLD - [11:8] */ 201#define WM8904_MIC_DET_RESET_THRESHOLD_SHIFT 8 /* MIC_DET_RESET_THRESHOLD - [11:8] */ 202#define WM8904_MIC_DET_RESET_THRESHOLD_WIDTH 4 /* MIC_DET_RESET_THRESHOLD - [11:8] */ 203#define WM8904_MIC_SHORT_SET_THRESHOLD_MASK 0x00F0 /* MIC_SHORT_SET_THRESHOLD - [7:4] */ 204#define WM8904_MIC_SHORT_SET_THRESHOLD_SHIFT 4 /* MIC_SHORT_SET_THRESHOLD - [7:4] */ 205#define WM8904_MIC_SHORT_SET_THRESHOLD_WIDTH 4 /* MIC_SHORT_SET_THRESHOLD - [7:4] */ 206#define WM8904_MIC_SHORT_RESET_THRESHOLD_MASK 0x000F /* MIC_SHORT_RESET_THRESHOLD - [3:0] */ 207#define WM8904_MIC_SHORT_RESET_THRESHOLD_SHIFT 0 /* MIC_SHORT_RESET_THRESHOLD - [3:0] */ 208#define WM8904_MIC_SHORT_RESET_THRESHOLD_WIDTH 4 /* MIC_SHORT_RESET_THRESHOLD - [3:0] */ 209 210/* 211 * R10 (0x0A) - Analogue ADC 0 212 */ 213#define WM8904_ADC_OSR128 0x0001 /* ADC_OSR128 */ 214#define WM8904_ADC_OSR128_MASK 0x0001 /* ADC_OSR128 */ 215#define WM8904_ADC_OSR128_SHIFT 0 /* ADC_OSR128 */ 216#define WM8904_ADC_OSR128_WIDTH 1 /* ADC_OSR128 */ 217 218/* 219 * R12 (0x0C) - Power Management 0 220 */ 221#define WM8904_INL_ENA 0x0002 /* INL_ENA */ 222#define WM8904_INL_ENA_MASK 0x0002 /* INL_ENA */ 223#define WM8904_INL_ENA_SHIFT 1 /* INL_ENA */ 224#define WM8904_INL_ENA_WIDTH 1 /* INL_ENA */ 225#define WM8904_INR_ENA 0x0001 /* INR_ENA */ 226#define WM8904_INR_ENA_MASK 0x0001 /* INR_ENA */ 227#define WM8904_INR_ENA_SHIFT 0 /* INR_ENA */ 228#define WM8904_INR_ENA_WIDTH 1 /* INR_ENA */ 229 230/* 231 * R14 (0x0E) - Power Management 2 232 */ 233#define WM8904_HPL_PGA_ENA 0x0002 /* HPL_PGA_ENA */ 234#define WM8904_HPL_PGA_ENA_MASK 0x0002 /* HPL_PGA_ENA */ 235#define WM8904_HPL_PGA_ENA_SHIFT 1 /* HPL_PGA_ENA */ 236#define WM8904_HPL_PGA_ENA_WIDTH 1 /* HPL_PGA_ENA */ 237#define WM8904_HPR_PGA_ENA 0x0001 /* HPR_PGA_ENA */ 238#define WM8904_HPR_PGA_ENA_MASK 0x0001 /* HPR_PGA_ENA */ 239#define WM8904_HPR_PGA_ENA_SHIFT 0 /* HPR_PGA_ENA */ 240#define WM8904_HPR_PGA_ENA_WIDTH 1 /* HPR_PGA_ENA */ 241 242/* 243 * R15 (0x0F) - Power Management 3 244 */ 245#define WM8904_LINEOUTL_PGA_ENA 0x0002 /* LINEOUTL_PGA_ENA */ 246#define WM8904_LINEOUTL_PGA_ENA_MASK 0x0002 /* LINEOUTL_PGA_ENA */ 247#define WM8904_LINEOUTL_PGA_ENA_SHIFT 1 /* LINEOUTL_PGA_ENA */ 248#define WM8904_LINEOUTL_PGA_ENA_WIDTH 1 /* LINEOUTL_PGA_ENA */ 249#define WM8904_LINEOUTR_PGA_ENA 0x0001 /* LINEOUTR_PGA_ENA */ 250#define WM8904_LINEOUTR_PGA_ENA_MASK 0x0001 /* LINEOUTR_PGA_ENA */ 251#define WM8904_LINEOUTR_PGA_ENA_SHIFT 0 /* LINEOUTR_PGA_ENA */ 252#define WM8904_LINEOUTR_PGA_ENA_WIDTH 1 /* LINEOUTR_PGA_ENA */ 253 254/* 255 * R18 (0x12) - Power Management 6 256 */ 257#define WM8904_DACL_ENA 0x0008 /* DACL_ENA */ 258#define WM8904_DACL_ENA_MASK 0x0008 /* DACL_ENA */ 259#define WM8904_DACL_ENA_SHIFT 3 /* DACL_ENA */ 260#define WM8904_DACL_ENA_WIDTH 1 /* DACL_ENA */ 261#define WM8904_DACR_ENA 0x0004 /* DACR_ENA */ 262#define WM8904_DACR_ENA_MASK 0x0004 /* DACR_ENA */ 263#define WM8904_DACR_ENA_SHIFT 2 /* DACR_ENA */ 264#define WM8904_DACR_ENA_WIDTH 1 /* DACR_ENA */ 265#define WM8904_ADCL_ENA 0x0002 /* ADCL_ENA */ 266#define WM8904_ADCL_ENA_MASK 0x0002 /* ADCL_ENA */ 267#define WM8904_ADCL_ENA_SHIFT 1 /* ADCL_ENA */ 268#define WM8904_ADCL_ENA_WIDTH 1 /* ADCL_ENA */ 269#define WM8904_ADCR_ENA 0x0001 /* ADCR_ENA */ 270#define WM8904_ADCR_ENA_MASK 0x0001 /* ADCR_ENA */ 271#define WM8904_ADCR_ENA_SHIFT 0 /* ADCR_ENA */ 272#define WM8904_ADCR_ENA_WIDTH 1 /* ADCR_ENA */ 273 274/* 275 * R20 (0x14) - Clock Rates 0 276 */ 277#define WM8904_TOCLK_RATE_DIV16 0x4000 /* TOCLK_RATE_DIV16 */ 278#define WM8904_TOCLK_RATE_DIV16_MASK 0x4000 /* TOCLK_RATE_DIV16 */ 279#define WM8904_TOCLK_RATE_DIV16_SHIFT 14 /* TOCLK_RATE_DIV16 */ 280#define WM8904_TOCLK_RATE_DIV16_WIDTH 1 /* TOCLK_RATE_DIV16 */ 281#define WM8904_TOCLK_RATE_X4 0x2000 /* TOCLK_RATE_X4 */ 282#define WM8904_TOCLK_RATE_X4_MASK 0x2000 /* TOCLK_RATE_X4 */ 283#define WM8904_TOCLK_RATE_X4_SHIFT 13 /* TOCLK_RATE_X4 */ 284#define WM8904_TOCLK_RATE_X4_WIDTH 1 /* TOCLK_RATE_X4 */ 285#define WM8904_SR_MODE 0x1000 /* SR_MODE */ 286#define WM8904_SR_MODE_MASK 0x1000 /* SR_MODE */ 287#define WM8904_SR_MODE_SHIFT 12 /* SR_MODE */ 288#define WM8904_SR_MODE_WIDTH 1 /* SR_MODE */ 289#define WM8904_MCLK_DIV 0x0001 /* MCLK_DIV */ 290#define WM8904_MCLK_DIV_MASK 0x0001 /* MCLK_DIV */ 291#define WM8904_MCLK_DIV_SHIFT 0 /* MCLK_DIV */ 292#define WM8904_MCLK_DIV_WIDTH 1 /* MCLK_DIV */ 293 294/* 295 * R21 (0x15) - Clock Rates 1 296 */ 297#define WM8904_CLK_SYS_RATE_MASK 0x3C00 /* CLK_SYS_RATE - [13:10] */ 298#define WM8904_CLK_SYS_RATE_SHIFT 10 /* CLK_SYS_RATE - [13:10] */ 299#define WM8904_CLK_SYS_RATE_WIDTH 4 /* CLK_SYS_RATE - [13:10] */ 300#define WM8904_SAMPLE_RATE_MASK 0x0007 /* SAMPLE_RATE - [2:0] */ 301#define WM8904_SAMPLE_RATE_SHIFT 0 /* SAMPLE_RATE - [2:0] */ 302#define WM8904_SAMPLE_RATE_WIDTH 3 /* SAMPLE_RATE - [2:0] */ 303 304/* 305 * R22 (0x16) - Clock Rates 2 306 */ 307#define WM8904_MCLK_INV 0x8000 /* MCLK_INV */ 308#define WM8904_MCLK_INV_MASK 0x8000 /* MCLK_INV */ 309#define WM8904_MCLK_INV_SHIFT 15 /* MCLK_INV */ 310#define WM8904_MCLK_INV_WIDTH 1 /* MCLK_INV */ 311#define WM8904_SYSCLK_SRC 0x4000 /* SYSCLK_SRC */ 312#define WM8904_SYSCLK_SRC_MASK 0x4000 /* SYSCLK_SRC */ 313#define WM8904_SYSCLK_SRC_SHIFT 14 /* SYSCLK_SRC */ 314#define WM8904_SYSCLK_SRC_WIDTH 1 /* SYSCLK_SRC */ 315#define WM8904_TOCLK_RATE 0x1000 /* TOCLK_RATE */ 316#define WM8904_TOCLK_RATE_MASK 0x1000 /* TOCLK_RATE */ 317#define WM8904_TOCLK_RATE_SHIFT 12 /* TOCLK_RATE */ 318#define WM8904_TOCLK_RATE_WIDTH 1 /* TOCLK_RATE */ 319#define WM8904_OPCLK_ENA 0x0008 /* OPCLK_ENA */ 320#define WM8904_OPCLK_ENA_MASK 0x0008 /* OPCLK_ENA */ 321#define WM8904_OPCLK_ENA_SHIFT 3 /* OPCLK_ENA */ 322#define WM8904_OPCLK_ENA_WIDTH 1 /* OPCLK_ENA */ 323#define WM8904_CLK_SYS_ENA 0x0004 /* CLK_SYS_ENA */ 324#define WM8904_CLK_SYS_ENA_MASK 0x0004 /* CLK_SYS_ENA */ 325#define WM8904_CLK_SYS_ENA_SHIFT 2 /* CLK_SYS_ENA */ 326#define WM8904_CLK_SYS_ENA_WIDTH 1 /* CLK_SYS_ENA */ 327#define WM8904_CLK_DSP_ENA 0x0002 /* CLK_DSP_ENA */ 328#define WM8904_CLK_DSP_ENA_MASK 0x0002 /* CLK_DSP_ENA */ 329#define WM8904_CLK_DSP_ENA_SHIFT 1 /* CLK_DSP_ENA */ 330#define WM8904_CLK_DSP_ENA_WIDTH 1 /* CLK_DSP_ENA */ 331#define WM8904_TOCLK_ENA 0x0001 /* TOCLK_ENA */ 332#define WM8904_TOCLK_ENA_MASK 0x0001 /* TOCLK_ENA */ 333#define WM8904_TOCLK_ENA_SHIFT 0 /* TOCLK_ENA */ 334#define WM8904_TOCLK_ENA_WIDTH 1 /* TOCLK_ENA */ 335 336/* 337 * R24 (0x18) - Audio Interface 0 338 */ 339#define WM8904_DACL_DATINV 0x1000 /* DACL_DATINV */ 340#define WM8904_DACL_DATINV_MASK 0x1000 /* DACL_DATINV */ 341#define WM8904_DACL_DATINV_SHIFT 12 /* DACL_DATINV */ 342#define WM8904_DACL_DATINV_WIDTH 1 /* DACL_DATINV */ 343#define WM8904_DACR_DATINV 0x0800 /* DACR_DATINV */ 344#define WM8904_DACR_DATINV_MASK 0x0800 /* DACR_DATINV */ 345#define WM8904_DACR_DATINV_SHIFT 11 /* DACR_DATINV */ 346#define WM8904_DACR_DATINV_WIDTH 1 /* DACR_DATINV */ 347#define WM8904_DAC_BOOST_MASK 0x0600 /* DAC_BOOST - [10:9] */ 348#define WM8904_DAC_BOOST_SHIFT 9 /* DAC_BOOST - [10:9] */ 349#define WM8904_DAC_BOOST_WIDTH 2 /* DAC_BOOST - [10:9] */ 350#define WM8904_LOOPBACK 0x0100 /* LOOPBACK */ 351#define WM8904_LOOPBACK_MASK 0x0100 /* LOOPBACK */ 352#define WM8904_LOOPBACK_SHIFT 8 /* LOOPBACK */ 353#define WM8904_LOOPBACK_WIDTH 1 /* LOOPBACK */ 354#define WM8904_AIFADCL_SRC 0x0080 /* AIFADCL_SRC */ 355#define WM8904_AIFADCL_SRC_MASK 0x0080 /* AIFADCL_SRC */ 356#define WM8904_AIFADCL_SRC_SHIFT 7 /* AIFADCL_SRC */ 357#define WM8904_AIFADCL_SRC_WIDTH 1 /* AIFADCL_SRC */ 358#define WM8904_AIFADCR_SRC 0x0040 /* AIFADCR_SRC */ 359#define WM8904_AIFADCR_SRC_MASK 0x0040 /* AIFADCR_SRC */ 360#define WM8904_AIFADCR_SRC_SHIFT 6 /* AIFADCR_SRC */ 361#define WM8904_AIFADCR_SRC_WIDTH 1 /* AIFADCR_SRC */ 362#define WM8904_AIFDACL_SRC 0x0020 /* AIFDACL_SRC */ 363#define WM8904_AIFDACL_SRC_MASK 0x0020 /* AIFDACL_SRC */ 364#define WM8904_AIFDACL_SRC_SHIFT 5 /* AIFDACL_SRC */ 365#define WM8904_AIFDACL_SRC_WIDTH 1 /* AIFDACL_SRC */ 366#define WM8904_AIFDACR_SRC 0x0010 /* AIFDACR_SRC */ 367#define WM8904_AIFDACR_SRC_MASK 0x0010 /* AIFDACR_SRC */ 368#define WM8904_AIFDACR_SRC_SHIFT 4 /* AIFDACR_SRC */ 369#define WM8904_AIFDACR_SRC_WIDTH 1 /* AIFDACR_SRC */ 370#define WM8904_ADC_COMP 0x0008 /* ADC_COMP */ 371#define WM8904_ADC_COMP_MASK 0x0008 /* ADC_COMP */ 372#define WM8904_ADC_COMP_SHIFT 3 /* ADC_COMP */ 373#define WM8904_ADC_COMP_WIDTH 1 /* ADC_COMP */ 374#define WM8904_ADC_COMPMODE 0x0004 /* ADC_COMPMODE */ 375#define WM8904_ADC_COMPMODE_MASK 0x0004 /* ADC_COMPMODE */ 376#define WM8904_ADC_COMPMODE_SHIFT 2 /* ADC_COMPMODE */ 377#define WM8904_ADC_COMPMODE_WIDTH 1 /* ADC_COMPMODE */ 378#define WM8904_DAC_COMP 0x0002 /* DAC_COMP */ 379#define WM8904_DAC_COMP_MASK 0x0002 /* DAC_COMP */ 380#define WM8904_DAC_COMP_SHIFT 1 /* DAC_COMP */ 381#define WM8904_DAC_COMP_WIDTH 1 /* DAC_COMP */ 382#define WM8904_DAC_COMPMODE 0x0001 /* DAC_COMPMODE */ 383#define WM8904_DAC_COMPMODE_MASK 0x0001 /* DAC_COMPMODE */ 384#define WM8904_DAC_COMPMODE_SHIFT 0 /* DAC_COMPMODE */ 385#define WM8904_DAC_COMPMODE_WIDTH 1 /* DAC_COMPMODE */ 386 387/* 388 * R25 (0x19) - Audio Interface 1 389 */ 390#define WM8904_AIFDAC_TDM 0x2000 /* AIFDAC_TDM */ 391#define WM8904_AIFDAC_TDM_MASK 0x2000 /* AIFDAC_TDM */ 392#define WM8904_AIFDAC_TDM_SHIFT 13 /* AIFDAC_TDM */ 393#define WM8904_AIFDAC_TDM_WIDTH 1 /* AIFDAC_TDM */ 394#define WM8904_AIFDAC_TDM_CHAN 0x1000 /* AIFDAC_TDM_CHAN */ 395#define WM8904_AIFDAC_TDM_CHAN_MASK 0x1000 /* AIFDAC_TDM_CHAN */ 396#define WM8904_AIFDAC_TDM_CHAN_SHIFT 12 /* AIFDAC_TDM_CHAN */ 397#define WM8904_AIFDAC_TDM_CHAN_WIDTH 1 /* AIFDAC_TDM_CHAN */ 398#define WM8904_AIFADC_TDM 0x0800 /* AIFADC_TDM */ 399#define WM8904_AIFADC_TDM_MASK 0x0800 /* AIFADC_TDM */ 400#define WM8904_AIFADC_TDM_SHIFT 11 /* AIFADC_TDM */ 401#define WM8904_AIFADC_TDM_WIDTH 1 /* AIFADC_TDM */ 402#define WM8904_AIFADC_TDM_CHAN 0x0400 /* AIFADC_TDM_CHAN */ 403#define WM8904_AIFADC_TDM_CHAN_MASK 0x0400 /* AIFADC_TDM_CHAN */ 404#define WM8904_AIFADC_TDM_CHAN_SHIFT 10 /* AIFADC_TDM_CHAN */ 405#define WM8904_AIFADC_TDM_CHAN_WIDTH 1 /* AIFADC_TDM_CHAN */ 406#define WM8904_AIF_TRIS 0x0100 /* AIF_TRIS */ 407#define WM8904_AIF_TRIS_MASK 0x0100 /* AIF_TRIS */ 408#define WM8904_AIF_TRIS_SHIFT 8 /* AIF_TRIS */ 409#define WM8904_AIF_TRIS_WIDTH 1 /* AIF_TRIS */ 410#define WM8904_AIF_BCLK_INV 0x0080 /* AIF_BCLK_INV */ 411#define WM8904_AIF_BCLK_INV_MASK 0x0080 /* AIF_BCLK_INV */ 412#define WM8904_AIF_BCLK_INV_SHIFT 7 /* AIF_BCLK_INV */ 413#define WM8904_AIF_BCLK_INV_WIDTH 1 /* AIF_BCLK_INV */ 414#define WM8904_BCLK_DIR 0x0040 /* BCLK_DIR */ 415#define WM8904_BCLK_DIR_MASK 0x0040 /* BCLK_DIR */ 416#define WM8904_BCLK_DIR_SHIFT 6 /* BCLK_DIR */ 417#define WM8904_BCLK_DIR_WIDTH 1 /* BCLK_DIR */ 418#define WM8904_AIF_LRCLK_INV 0x0010 /* AIF_LRCLK_INV */ 419#define WM8904_AIF_LRCLK_INV_MASK 0x0010 /* AIF_LRCLK_INV */ 420#define WM8904_AIF_LRCLK_INV_SHIFT 4 /* AIF_LRCLK_INV */ 421#define WM8904_AIF_LRCLK_INV_WIDTH 1 /* AIF_LRCLK_INV */ 422#define WM8904_AIF_WL_MASK 0x000C /* AIF_WL - [3:2] */ 423#define WM8904_AIF_WL_SHIFT 2 /* AIF_WL - [3:2] */ 424#define WM8904_AIF_WL_WIDTH 2 /* AIF_WL - [3:2] */ 425#define WM8904_AIF_FMT_MASK 0x0003 /* AIF_FMT - [1:0] */ 426#define WM8904_AIF_FMT_SHIFT 0 /* AIF_FMT - [1:0] */ 427#define WM8904_AIF_FMT_WIDTH 2 /* AIF_FMT - [1:0] */ 428 429/* 430 * R26 (0x1A) - Audio Interface 2 431 */ 432#define WM8904_OPCLK_DIV_MASK 0x0F00 /* OPCLK_DIV - [11:8] */ 433#define WM8904_OPCLK_DIV_SHIFT 8 /* OPCLK_DIV - [11:8] */ 434#define WM8904_OPCLK_DIV_WIDTH 4 /* OPCLK_DIV - [11:8] */ 435#define WM8904_BCLK_DIV_MASK 0x001F /* BCLK_DIV - [4:0] */ 436#define WM8904_BCLK_DIV_SHIFT 0 /* BCLK_DIV - [4:0] */ 437#define WM8904_BCLK_DIV_WIDTH 5 /* BCLK_DIV - [4:0] */ 438 439/* 440 * R27 (0x1B) - Audio Interface 3 441 */ 442#define WM8904_LRCLK_DIR 0x0800 /* LRCLK_DIR */ 443#define WM8904_LRCLK_DIR_MASK 0x0800 /* LRCLK_DIR */ 444#define WM8904_LRCLK_DIR_SHIFT 11 /* LRCLK_DIR */ 445#define WM8904_LRCLK_DIR_WIDTH 1 /* LRCLK_DIR */ 446#define WM8904_LRCLK_RATE_MASK 0x07FF /* LRCLK_RATE - [10:0] */ 447#define WM8904_LRCLK_RATE_SHIFT 0 /* LRCLK_RATE - [10:0] */ 448#define WM8904_LRCLK_RATE_WIDTH 11 /* LRCLK_RATE - [10:0] */ 449 450/* 451 * R30 (0x1E) - DAC Digital Volume Left 452 */ 453#define WM8904_DAC_VU 0x0100 /* DAC_VU */ 454#define WM8904_DAC_VU_MASK 0x0100 /* DAC_VU */ 455#define WM8904_DAC_VU_SHIFT 8 /* DAC_VU */ 456#define WM8904_DAC_VU_WIDTH 1 /* DAC_VU */ 457#define WM8904_DACL_VOL_MASK 0x00FF /* DACL_VOL - [7:0] */ 458#define WM8904_DACL_VOL_SHIFT 0 /* DACL_VOL - [7:0] */ 459#define WM8904_DACL_VOL_WIDTH 8 /* DACL_VOL - [7:0] */ 460 461/* 462 * R31 (0x1F) - DAC Digital Volume Right 463 */ 464#define WM8904_DAC_VU 0x0100 /* DAC_VU */ 465#define WM8904_DAC_VU_MASK 0x0100 /* DAC_VU */ 466#define WM8904_DAC_VU_SHIFT 8 /* DAC_VU */ 467#define WM8904_DAC_VU_WIDTH 1 /* DAC_VU */ 468#define WM8904_DACR_VOL_MASK 0x00FF /* DACR_VOL - [7:0] */ 469#define WM8904_DACR_VOL_SHIFT 0 /* DACR_VOL - [7:0] */ 470#define WM8904_DACR_VOL_WIDTH 8 /* DACR_VOL - [7:0] */ 471 472/* 473 * R32 (0x20) - DAC Digital 0 474 */ 475#define WM8904_ADCL_DAC_SVOL_MASK 0x0F00 /* ADCL_DAC_SVOL - [11:8] */ 476#define WM8904_ADCL_DAC_SVOL_SHIFT 8 /* ADCL_DAC_SVOL - [11:8] */ 477#define WM8904_ADCL_DAC_SVOL_WIDTH 4 /* ADCL_DAC_SVOL - [11:8] */ 478#define WM8904_ADCR_DAC_SVOL_MASK 0x00F0 /* ADCR_DAC_SVOL - [7:4] */ 479#define WM8904_ADCR_DAC_SVOL_SHIFT 4 /* ADCR_DAC_SVOL - [7:4] */ 480#define WM8904_ADCR_DAC_SVOL_WIDTH 4 /* ADCR_DAC_SVOL - [7:4] */ 481#define WM8904_ADC_TO_DACL_MASK 0x000C /* ADC_TO_DACL - [3:2] */ 482#define WM8904_ADC_TO_DACL_SHIFT 2 /* ADC_TO_DACL - [3:2] */ 483#define WM8904_ADC_TO_DACL_WIDTH 2 /* ADC_TO_DACL - [3:2] */ 484#define WM8904_ADC_TO_DACR_MASK 0x0003 /* ADC_TO_DACR - [1:0] */ 485#define WM8904_ADC_TO_DACR_SHIFT 0 /* ADC_TO_DACR - [1:0] */ 486#define WM8904_ADC_TO_DACR_WIDTH 2 /* ADC_TO_DACR - [1:0] */ 487 488/* 489 * R33 (0x21) - DAC Digital 1 490 */ 491#define WM8904_DAC_MONO 0x1000 /* DAC_MONO */ 492#define WM8904_DAC_MONO_MASK 0x1000 /* DAC_MONO */ 493#define WM8904_DAC_MONO_SHIFT 12 /* DAC_MONO */ 494#define WM8904_DAC_MONO_WIDTH 1 /* DAC_MONO */ 495#define WM8904_DAC_SB_FILT 0x0800 /* DAC_SB_FILT */ 496#define WM8904_DAC_SB_FILT_MASK 0x0800 /* DAC_SB_FILT */ 497#define WM8904_DAC_SB_FILT_SHIFT 11 /* DAC_SB_FILT */ 498#define WM8904_DAC_SB_FILT_WIDTH 1 /* DAC_SB_FILT */ 499#define WM8904_DAC_MUTERATE 0x0400 /* DAC_MUTERATE */ 500#define WM8904_DAC_MUTERATE_MASK 0x0400 /* DAC_MUTERATE */ 501#define WM8904_DAC_MUTERATE_SHIFT 10 /* DAC_MUTERATE */ 502#define WM8904_DAC_MUTERATE_WIDTH 1 /* DAC_MUTERATE */ 503#define WM8904_DAC_UNMUTE_RAMP 0x0200 /* DAC_UNMUTE_RAMP */ 504#define WM8904_DAC_UNMUTE_RAMP_MASK 0x0200 /* DAC_UNMUTE_RAMP */ 505#define WM8904_DAC_UNMUTE_RAMP_SHIFT 9 /* DAC_UNMUTE_RAMP */ 506#define WM8904_DAC_UNMUTE_RAMP_WIDTH 1 /* DAC_UNMUTE_RAMP */ 507#define WM8904_DAC_OSR128 0x0040 /* DAC_OSR128 */ 508#define WM8904_DAC_OSR128_MASK 0x0040 /* DAC_OSR128 */ 509#define WM8904_DAC_OSR128_SHIFT 6 /* DAC_OSR128 */ 510#define WM8904_DAC_OSR128_WIDTH 1 /* DAC_OSR128 */ 511#define WM8904_DAC_MUTE 0x0008 /* DAC_MUTE */ 512#define WM8904_DAC_MUTE_MASK 0x0008 /* DAC_MUTE */ 513#define WM8904_DAC_MUTE_SHIFT 3 /* DAC_MUTE */ 514#define WM8904_DAC_MUTE_WIDTH 1 /* DAC_MUTE */ 515#define WM8904_DEEMPH_MASK 0x0006 /* DEEMPH - [2:1] */ 516#define WM8904_DEEMPH_SHIFT 1 /* DEEMPH - [2:1] */ 517#define WM8904_DEEMPH_WIDTH 2 /* DEEMPH - [2:1] */ 518 519/* 520 * R36 (0x24) - ADC Digital Volume Left 521 */ 522#define WM8904_ADC_VU 0x0100 /* ADC_VU */ 523#define WM8904_ADC_VU_MASK 0x0100 /* ADC_VU */ 524#define WM8904_ADC_VU_SHIFT 8 /* ADC_VU */ 525#define WM8904_ADC_VU_WIDTH 1 /* ADC_VU */ 526#define WM8904_ADCL_VOL_MASK 0x00FF /* ADCL_VOL - [7:0] */ 527#define WM8904_ADCL_VOL_SHIFT 0 /* ADCL_VOL - [7:0] */ 528#define WM8904_ADCL_VOL_WIDTH 8 /* ADCL_VOL - [7:0] */ 529 530/* 531 * R37 (0x25) - ADC Digital Volume Right 532 */ 533#define WM8904_ADC_VU 0x0100 /* ADC_VU */ 534#define WM8904_ADC_VU_MASK 0x0100 /* ADC_VU */ 535#define WM8904_ADC_VU_SHIFT 8 /* ADC_VU */ 536#define WM8904_ADC_VU_WIDTH 1 /* ADC_VU */ 537#define WM8904_ADCR_VOL_MASK 0x00FF /* ADCR_VOL - [7:0] */ 538#define WM8904_ADCR_VOL_SHIFT 0 /* ADCR_VOL - [7:0] */ 539#define WM8904_ADCR_VOL_WIDTH 8 /* ADCR_VOL - [7:0] */ 540 541/* 542 * R38 (0x26) - ADC Digital 0 543 */ 544#define WM8904_ADC_HPF_CUT_MASK 0x0060 /* ADC_HPF_CUT - [6:5] */ 545#define WM8904_ADC_HPF_CUT_SHIFT 5 /* ADC_HPF_CUT - [6:5] */ 546#define WM8904_ADC_HPF_CUT_WIDTH 2 /* ADC_HPF_CUT - [6:5] */ 547#define WM8904_ADC_HPF 0x0010 /* ADC_HPF */ 548#define WM8904_ADC_HPF_MASK 0x0010 /* ADC_HPF */ 549#define WM8904_ADC_HPF_SHIFT 4 /* ADC_HPF */ 550#define WM8904_ADC_HPF_WIDTH 1 /* ADC_HPF */ 551#define WM8904_ADCL_DATINV 0x0002 /* ADCL_DATINV */ 552#define WM8904_ADCL_DATINV_MASK 0x0002 /* ADCL_DATINV */ 553#define WM8904_ADCL_DATINV_SHIFT 1 /* ADCL_DATINV */ 554#define WM8904_ADCL_DATINV_WIDTH 1 /* ADCL_DATINV */ 555#define WM8904_ADCR_DATINV 0x0001 /* ADCR_DATINV */ 556#define WM8904_ADCR_DATINV_MASK 0x0001 /* ADCR_DATINV */ 557#define WM8904_ADCR_DATINV_SHIFT 0 /* ADCR_DATINV */ 558#define WM8904_ADCR_DATINV_WIDTH 1 /* ADCR_DATINV */ 559 560/* 561 * R39 (0x27) - Digital Microphone 0 562 */ 563#define WM8904_DMIC_ENA 0x1000 /* DMIC_ENA */ 564#define WM8904_DMIC_ENA_MASK 0x1000 /* DMIC_ENA */ 565#define WM8904_DMIC_ENA_SHIFT 12 /* DMIC_ENA */ 566#define WM8904_DMIC_ENA_WIDTH 1 /* DMIC_ENA */ 567#define WM8904_DMIC_SRC 0x0800 /* DMIC_SRC */ 568#define WM8904_DMIC_SRC_MASK 0x0800 /* DMIC_SRC */ 569#define WM8904_DMIC_SRC_SHIFT 11 /* DMIC_SRC */ 570#define WM8904_DMIC_SRC_WIDTH 1 /* DMIC_SRC */ 571 572/* 573 * R40 (0x28) - DRC 0 574 */ 575#define WM8904_DRC_ENA 0x8000 /* DRC_ENA */ 576#define WM8904_DRC_ENA_MASK 0x8000 /* DRC_ENA */ 577#define WM8904_DRC_ENA_SHIFT 15 /* DRC_ENA */ 578#define WM8904_DRC_ENA_WIDTH 1 /* DRC_ENA */ 579#define WM8904_DRC_DAC_PATH 0x4000 /* DRC_DAC_PATH */ 580#define WM8904_DRC_DAC_PATH_MASK 0x4000 /* DRC_DAC_PATH */ 581#define WM8904_DRC_DAC_PATH_SHIFT 14 /* DRC_DAC_PATH */ 582#define WM8904_DRC_DAC_PATH_WIDTH 1 /* DRC_DAC_PATH */ 583#define WM8904_DRC_GS_HYST_LVL_MASK 0x1800 /* DRC_GS_HYST_LVL - [12:11] */ 584#define WM8904_DRC_GS_HYST_LVL_SHIFT 11 /* DRC_GS_HYST_LVL - [12:11] */ 585#define WM8904_DRC_GS_HYST_LVL_WIDTH 2 /* DRC_GS_HYST_LVL - [12:11] */ 586#define WM8904_DRC_STARTUP_GAIN_MASK 0x07C0 /* DRC_STARTUP_GAIN - [10:6] */ 587#define WM8904_DRC_STARTUP_GAIN_SHIFT 6 /* DRC_STARTUP_GAIN - [10:6] */ 588#define WM8904_DRC_STARTUP_GAIN_WIDTH 5 /* DRC_STARTUP_GAIN - [10:6] */ 589#define WM8904_DRC_FF_DELAY 0x0020 /* DRC_FF_DELAY */ 590#define WM8904_DRC_FF_DELAY_MASK 0x0020 /* DRC_FF_DELAY */ 591#define WM8904_DRC_FF_DELAY_SHIFT 5 /* DRC_FF_DELAY */ 592#define WM8904_DRC_FF_DELAY_WIDTH 1 /* DRC_FF_DELAY */ 593#define WM8904_DRC_GS_ENA 0x0008 /* DRC_GS_ENA */ 594#define WM8904_DRC_GS_ENA_MASK 0x0008 /* DRC_GS_ENA */ 595#define WM8904_DRC_GS_ENA_SHIFT 3 /* DRC_GS_ENA */ 596#define WM8904_DRC_GS_ENA_WIDTH 1 /* DRC_GS_ENA */ 597#define WM8904_DRC_QR 0x0004 /* DRC_QR */ 598#define WM8904_DRC_QR_MASK 0x0004 /* DRC_QR */ 599#define WM8904_DRC_QR_SHIFT 2 /* DRC_QR */ 600#define WM8904_DRC_QR_WIDTH 1 /* DRC_QR */ 601#define WM8904_DRC_ANTICLIP 0x0002 /* DRC_ANTICLIP */ 602#define WM8904_DRC_ANTICLIP_MASK 0x0002 /* DRC_ANTICLIP */ 603#define WM8904_DRC_ANTICLIP_SHIFT 1 /* DRC_ANTICLIP */ 604#define WM8904_DRC_ANTICLIP_WIDTH 1 /* DRC_ANTICLIP */ 605#define WM8904_DRC_GS_HYST 0x0001 /* DRC_GS_HYST */ 606#define WM8904_DRC_GS_HYST_MASK 0x0001 /* DRC_GS_HYST */ 607#define WM8904_DRC_GS_HYST_SHIFT 0 /* DRC_GS_HYST */ 608#define WM8904_DRC_GS_HYST_WIDTH 1 /* DRC_GS_HYST */ 609 610/* 611 * R41 (0x29) - DRC 1 612 */ 613#define WM8904_DRC_ATK_MASK 0xF000 /* DRC_ATK - [15:12] */ 614#define WM8904_DRC_ATK_SHIFT 12 /* DRC_ATK - [15:12] */ 615#define WM8904_DRC_ATK_WIDTH 4 /* DRC_ATK - [15:12] */ 616#define WM8904_DRC_DCY_MASK 0x0F00 /* DRC_DCY - [11:8] */ 617#define WM8904_DRC_DCY_SHIFT 8 /* DRC_DCY - [11:8] */ 618#define WM8904_DRC_DCY_WIDTH 4 /* DRC_DCY - [11:8] */ 619#define WM8904_DRC_QR_THR_MASK 0x00C0 /* DRC_QR_THR - [7:6] */ 620#define WM8904_DRC_QR_THR_SHIFT 6 /* DRC_QR_THR - [7:6] */ 621#define WM8904_DRC_QR_THR_WIDTH 2 /* DRC_QR_THR - [7:6] */ 622#define WM8904_DRC_QR_DCY_MASK 0x0030 /* DRC_QR_DCY - [5:4] */ 623#define WM8904_DRC_QR_DCY_SHIFT 4 /* DRC_QR_DCY - [5:4] */ 624#define WM8904_DRC_QR_DCY_WIDTH 2 /* DRC_QR_DCY - [5:4] */ 625#define WM8904_DRC_MINGAIN_MASK 0x000C /* DRC_MINGAIN - [3:2] */ 626#define WM8904_DRC_MINGAIN_SHIFT 2 /* DRC_MINGAIN - [3:2] */ 627#define WM8904_DRC_MINGAIN_WIDTH 2 /* DRC_MINGAIN - [3:2] */ 628#define WM8904_DRC_MAXGAIN_MASK 0x0003 /* DRC_MAXGAIN - [1:0] */ 629#define WM8904_DRC_MAXGAIN_SHIFT 0 /* DRC_MAXGAIN - [1:0] */ 630#define WM8904_DRC_MAXGAIN_WIDTH 2 /* DRC_MAXGAIN - [1:0] */ 631 632/* 633 * R42 (0x2A) - DRC 2 634 */ 635#define WM8904_DRC_HI_COMP_MASK 0x0038 /* DRC_HI_COMP - [5:3] */ 636#define WM8904_DRC_HI_COMP_SHIFT 3 /* DRC_HI_COMP - [5:3] */ 637#define WM8904_DRC_HI_COMP_WIDTH 3 /* DRC_HI_COMP - [5:3] */ 638#define WM8904_DRC_LO_COMP_MASK 0x0007 /* DRC_LO_COMP - [2:0] */ 639#define WM8904_DRC_LO_COMP_SHIFT 0 /* DRC_LO_COMP - [2:0] */ 640#define WM8904_DRC_LO_COMP_WIDTH 3 /* DRC_LO_COMP - [2:0] */ 641 642/* 643 * R43 (0x2B) - DRC 3 644 */ 645#define WM8904_DRC_KNEE_IP_MASK 0x07E0 /* DRC_KNEE_IP - [10:5] */ 646#define WM8904_DRC_KNEE_IP_SHIFT 5 /* DRC_KNEE_IP - [10:5] */ 647#define WM8904_DRC_KNEE_IP_WIDTH 6 /* DRC_KNEE_IP - [10:5] */ 648#define WM8904_DRC_KNEE_OP_MASK 0x001F /* DRC_KNEE_OP - [4:0] */ 649#define WM8904_DRC_KNEE_OP_SHIFT 0 /* DRC_KNEE_OP - [4:0] */ 650#define WM8904_DRC_KNEE_OP_WIDTH 5 /* DRC_KNEE_OP - [4:0] */ 651 652/* 653 * R44 (0x2C) - Analogue Left Input 0 654 */ 655#define WM8904_LINMUTE 0x0080 /* LINMUTE */ 656#define WM8904_LINMUTE_MASK 0x0080 /* LINMUTE */ 657#define WM8904_LINMUTE_SHIFT 7 /* LINMUTE */ 658#define WM8904_LINMUTE_WIDTH 1 /* LINMUTE */ 659#define WM8904_LIN_VOL_MASK 0x001F /* LIN_VOL - [4:0] */ 660#define WM8904_LIN_VOL_SHIFT 0 /* LIN_VOL - [4:0] */ 661#define WM8904_LIN_VOL_WIDTH 5 /* LIN_VOL - [4:0] */ 662 663/* 664 * R45 (0x2D) - Analogue Right Input 0 665 */ 666#define WM8904_RINMUTE 0x0080 /* RINMUTE */ 667#define WM8904_RINMUTE_MASK 0x0080 /* RINMUTE */ 668#define WM8904_RINMUTE_SHIFT 7 /* RINMUTE */ 669#define WM8904_RINMUTE_WIDTH 1 /* RINMUTE */ 670#define WM8904_RIN_VOL_MASK 0x001F /* RIN_VOL - [4:0] */ 671#define WM8904_RIN_VOL_SHIFT 0 /* RIN_VOL - [4:0] */ 672#define WM8904_RIN_VOL_WIDTH 5 /* RIN_VOL - [4:0] */ 673 674/* 675 * R46 (0x2E) - Analogue Left Input 1 676 */ 677#define WM8904_INL_CM_ENA 0x0040 /* INL_CM_ENA */ 678#define WM8904_INL_CM_ENA_MASK 0x0040 /* INL_CM_ENA */ 679#define WM8904_INL_CM_ENA_SHIFT 6 /* INL_CM_ENA */ 680#define WM8904_INL_CM_ENA_WIDTH 1 /* INL_CM_ENA */ 681#define WM8904_L_IP_SEL_N_MASK 0x0030 /* L_IP_SEL_N - [5:4] */ 682#define WM8904_L_IP_SEL_N_SHIFT 4 /* L_IP_SEL_N - [5:4] */ 683#define WM8904_L_IP_SEL_N_WIDTH 2 /* L_IP_SEL_N - [5:4] */ 684#define WM8904_L_IP_SEL_P_MASK 0x000C /* L_IP_SEL_P - [3:2] */ 685#define WM8904_L_IP_SEL_P_SHIFT 2 /* L_IP_SEL_P - [3:2] */ 686#define WM8904_L_IP_SEL_P_WIDTH 2 /* L_IP_SEL_P - [3:2] */ 687#define WM8904_L_MODE_MASK 0x0003 /* L_MODE - [1:0] */ 688#define WM8904_L_MODE_SHIFT 0 /* L_MODE - [1:0] */ 689#define WM8904_L_MODE_WIDTH 2 /* L_MODE - [1:0] */ 690 691/* 692 * R47 (0x2F) - Analogue Right Input 1 693 */ 694#define WM8904_INR_CM_ENA 0x0040 /* INR_CM_ENA */ 695#define WM8904_INR_CM_ENA_MASK 0x0040 /* INR_CM_ENA */ 696#define WM8904_INR_CM_ENA_SHIFT 6 /* INR_CM_ENA */ 697#define WM8904_INR_CM_ENA_WIDTH 1 /* INR_CM_ENA */ 698#define WM8904_R_IP_SEL_N_MASK 0x0030 /* R_IP_SEL_N - [5:4] */ 699#define WM8904_R_IP_SEL_N_SHIFT 4 /* R_IP_SEL_N - [5:4] */ 700#define WM8904_R_IP_SEL_N_WIDTH 2 /* R_IP_SEL_N - [5:4] */ 701#define WM8904_R_IP_SEL_P_MASK 0x000C /* R_IP_SEL_P - [3:2] */ 702#define WM8904_R_IP_SEL_P_SHIFT 2 /* R_IP_SEL_P - [3:2] */ 703#define WM8904_R_IP_SEL_P_WIDTH 2 /* R_IP_SEL_P - [3:2] */ 704#define WM8904_R_MODE_MASK 0x0003 /* R_MODE - [1:0] */ 705#define WM8904_R_MODE_SHIFT 0 /* R_MODE - [1:0] */ 706#define WM8904_R_MODE_WIDTH 2 /* R_MODE - [1:0] */ 707 708/* 709 * R57 (0x39) - Analogue OUT1 Left 710 */ 711#define WM8904_HPOUTL_MUTE 0x0100 /* HPOUTL_MUTE */ 712#define WM8904_HPOUTL_MUTE_MASK 0x0100 /* HPOUTL_MUTE */ 713#define WM8904_HPOUTL_MUTE_SHIFT 8 /* HPOUTL_MUTE */ 714#define WM8904_HPOUTL_MUTE_WIDTH 1 /* HPOUTL_MUTE */ 715#define WM8904_HPOUT_VU 0x0080 /* HPOUT_VU */ 716#define WM8904_HPOUT_VU_MASK 0x0080 /* HPOUT_VU */ 717#define WM8904_HPOUT_VU_SHIFT 7 /* HPOUT_VU */ 718#define WM8904_HPOUT_VU_WIDTH 1 /* HPOUT_VU */ 719#define WM8904_HPOUTLZC 0x0040 /* HPOUTLZC */ 720#define WM8904_HPOUTLZC_MASK 0x0040 /* HPOUTLZC */ 721#define WM8904_HPOUTLZC_SHIFT 6 /* HPOUTLZC */ 722#define WM8904_HPOUTLZC_WIDTH 1 /* HPOUTLZC */ 723#define WM8904_HPOUTL_VOL_MASK 0x003F /* HPOUTL_VOL - [5:0] */ 724#define WM8904_HPOUTL_VOL_SHIFT 0 /* HPOUTL_VOL - [5:0] */ 725#define WM8904_HPOUTL_VOL_WIDTH 6 /* HPOUTL_VOL - [5:0] */ 726 727/* 728 * R58 (0x3A) - Analogue OUT1 Right 729 */ 730#define WM8904_HPOUTR_MUTE 0x0100 /* HPOUTR_MUTE */ 731#define WM8904_HPOUTR_MUTE_MASK 0x0100 /* HPOUTR_MUTE */ 732#define WM8904_HPOUTR_MUTE_SHIFT 8 /* HPOUTR_MUTE */ 733#define WM8904_HPOUTR_MUTE_WIDTH 1 /* HPOUTR_MUTE */ 734#define WM8904_HPOUT_VU 0x0080 /* HPOUT_VU */ 735#define WM8904_HPOUT_VU_MASK 0x0080 /* HPOUT_VU */ 736#define WM8904_HPOUT_VU_SHIFT 7 /* HPOUT_VU */ 737#define WM8904_HPOUT_VU_WIDTH 1 /* HPOUT_VU */ 738#define WM8904_HPOUTRZC 0x0040 /* HPOUTRZC */ 739#define WM8904_HPOUTRZC_MASK 0x0040 /* HPOUTRZC */ 740#define WM8904_HPOUTRZC_SHIFT 6 /* HPOUTRZC */ 741#define WM8904_HPOUTRZC_WIDTH 1 /* HPOUTRZC */ 742#define WM8904_HPOUTR_VOL_MASK 0x003F /* HPOUTR_VOL - [5:0] */ 743#define WM8904_HPOUTR_VOL_SHIFT 0 /* HPOUTR_VOL - [5:0] */ 744#define WM8904_HPOUTR_VOL_WIDTH 6 /* HPOUTR_VOL - [5:0] */ 745 746/* 747 * R59 (0x3B) - Analogue OUT2 Left 748 */ 749#define WM8904_LINEOUTL_MUTE 0x0100 /* LINEOUTL_MUTE */ 750#define WM8904_LINEOUTL_MUTE_MASK 0x0100 /* LINEOUTL_MUTE */ 751#define WM8904_LINEOUTL_MUTE_SHIFT 8 /* LINEOUTL_MUTE */ 752#define WM8904_LINEOUTL_MUTE_WIDTH 1 /* LINEOUTL_MUTE */ 753#define WM8904_LINEOUT_VU 0x0080 /* LINEOUT_VU */ 754#define WM8904_LINEOUT_VU_MASK 0x0080 /* LINEOUT_VU */ 755#define WM8904_LINEOUT_VU_SHIFT 7 /* LINEOUT_VU */ 756#define WM8904_LINEOUT_VU_WIDTH 1 /* LINEOUT_VU */ 757#define WM8904_LINEOUTLZC 0x0040 /* LINEOUTLZC */ 758#define WM8904_LINEOUTLZC_MASK 0x0040 /* LINEOUTLZC */ 759#define WM8904_LINEOUTLZC_SHIFT 6 /* LINEOUTLZC */ 760#define WM8904_LINEOUTLZC_WIDTH 1 /* LINEOUTLZC */ 761#define WM8904_LINEOUTL_VOL_MASK 0x003F /* LINEOUTL_VOL - [5:0] */ 762#define WM8904_LINEOUTL_VOL_SHIFT 0 /* LINEOUTL_VOL - [5:0] */ 763#define WM8904_LINEOUTL_VOL_WIDTH 6 /* LINEOUTL_VOL - [5:0] */ 764 765/* 766 * R60 (0x3C) - Analogue OUT2 Right 767 */ 768#define WM8904_LINEOUTR_MUTE 0x0100 /* LINEOUTR_MUTE */ 769#define WM8904_LINEOUTR_MUTE_MASK 0x0100 /* LINEOUTR_MUTE */ 770#define WM8904_LINEOUTR_MUTE_SHIFT 8 /* LINEOUTR_MUTE */ 771#define WM8904_LINEOUTR_MUTE_WIDTH 1 /* LINEOUTR_MUTE */ 772#define WM8904_LINEOUT_VU 0x0080 /* LINEOUT_VU */ 773#define WM8904_LINEOUT_VU_MASK 0x0080 /* LINEOUT_VU */ 774#define WM8904_LINEOUT_VU_SHIFT 7 /* LINEOUT_VU */ 775#define WM8904_LINEOUT_VU_WIDTH 1 /* LINEOUT_VU */ 776#define WM8904_LINEOUTRZC 0x0040 /* LINEOUTRZC */ 777#define WM8904_LINEOUTRZC_MASK 0x0040 /* LINEOUTRZC */ 778#define WM8904_LINEOUTRZC_SHIFT 6 /* LINEOUTRZC */ 779#define WM8904_LINEOUTRZC_WIDTH 1 /* LINEOUTRZC */ 780#define WM8904_LINEOUTR_VOL_MASK 0x003F /* LINEOUTR_VOL - [5:0] */ 781#define WM8904_LINEOUTR_VOL_SHIFT 0 /* LINEOUTR_VOL - [5:0] */ 782#define WM8904_LINEOUTR_VOL_WIDTH 6 /* LINEOUTR_VOL - [5:0] */ 783 784/* 785 * R61 (0x3D) - Analogue OUT12 ZC 786 */ 787#define WM8904_HPL_BYP_ENA 0x0008 /* HPL_BYP_ENA */ 788#define WM8904_HPL_BYP_ENA_MASK 0x0008 /* HPL_BYP_ENA */ 789#define WM8904_HPL_BYP_ENA_SHIFT 3 /* HPL_BYP_ENA */ 790#define WM8904_HPL_BYP_ENA_WIDTH 1 /* HPL_BYP_ENA */ 791#define WM8904_HPR_BYP_ENA 0x0004 /* HPR_BYP_ENA */ 792#define WM8904_HPR_BYP_ENA_MASK 0x0004 /* HPR_BYP_ENA */ 793#define WM8904_HPR_BYP_ENA_SHIFT 2 /* HPR_BYP_ENA */ 794#define WM8904_HPR_BYP_ENA_WIDTH 1 /* HPR_BYP_ENA */ 795#define WM8904_LINEOUTL_BYP_ENA 0x0002 /* LINEOUTL_BYP_ENA */ 796#define WM8904_LINEOUTL_BYP_ENA_MASK 0x0002 /* LINEOUTL_BYP_ENA */ 797#define WM8904_LINEOUTL_BYP_ENA_SHIFT 1 /* LINEOUTL_BYP_ENA */ 798#define WM8904_LINEOUTL_BYP_ENA_WIDTH 1 /* LINEOUTL_BYP_ENA */ 799#define WM8904_LINEOUTR_BYP_ENA 0x0001 /* LINEOUTR_BYP_ENA */ 800#define WM8904_LINEOUTR_BYP_ENA_MASK 0x0001 /* LINEOUTR_BYP_ENA */ 801#define WM8904_LINEOUTR_BYP_ENA_SHIFT 0 /* LINEOUTR_BYP_ENA */ 802#define WM8904_LINEOUTR_BYP_ENA_WIDTH 1 /* LINEOUTR_BYP_ENA */ 803 804/* 805 * R67 (0x43) - DC Servo 0 806 */ 807#define WM8904_DCS_ENA_CHAN_3 0x0008 /* DCS_ENA_CHAN_3 */ 808#define WM8904_DCS_ENA_CHAN_3_MASK 0x0008 /* DCS_ENA_CHAN_3 */ 809#define WM8904_DCS_ENA_CHAN_3_SHIFT 3 /* DCS_ENA_CHAN_3 */ 810#define WM8904_DCS_ENA_CHAN_3_WIDTH 1 /* DCS_ENA_CHAN_3 */ 811#define WM8904_DCS_ENA_CHAN_2 0x0004 /* DCS_ENA_CHAN_2 */ 812#define WM8904_DCS_ENA_CHAN_2_MASK 0x0004 /* DCS_ENA_CHAN_2 */ 813#define WM8904_DCS_ENA_CHAN_2_SHIFT 2 /* DCS_ENA_CHAN_2 */ 814#define WM8904_DCS_ENA_CHAN_2_WIDTH 1 /* DCS_ENA_CHAN_2 */ 815#define WM8904_DCS_ENA_CHAN_1 0x0002 /* DCS_ENA_CHAN_1 */ 816#define WM8904_DCS_ENA_CHAN_1_MASK 0x0002 /* DCS_ENA_CHAN_1 */ 817#define WM8904_DCS_ENA_CHAN_1_SHIFT 1 /* DCS_ENA_CHAN_1 */ 818#define WM8904_DCS_ENA_CHAN_1_WIDTH 1 /* DCS_ENA_CHAN_1 */ 819#define WM8904_DCS_ENA_CHAN_0 0x0001 /* DCS_ENA_CHAN_0 */ 820#define WM8904_DCS_ENA_CHAN_0_MASK 0x0001 /* DCS_ENA_CHAN_0 */ 821#define WM8904_DCS_ENA_CHAN_0_SHIFT 0 /* DCS_ENA_CHAN_0 */ 822#define WM8904_DCS_ENA_CHAN_0_WIDTH 1 /* DCS_ENA_CHAN_0 */ 823 824/* 825 * R68 (0x44) - DC Servo 1 826 */ 827#define WM8904_DCS_TRIG_SINGLE_3 0x8000 /* DCS_TRIG_SINGLE_3 */ 828#define WM8904_DCS_TRIG_SINGLE_3_MASK 0x8000 /* DCS_TRIG_SINGLE_3 */ 829#define WM8904_DCS_TRIG_SINGLE_3_SHIFT 15 /* DCS_TRIG_SINGLE_3 */ 830#define WM8904_DCS_TRIG_SINGLE_3_WIDTH 1 /* DCS_TRIG_SINGLE_3 */ 831#define WM8904_DCS_TRIG_SINGLE_2 0x4000 /* DCS_TRIG_SINGLE_2 */ 832#define WM8904_DCS_TRIG_SINGLE_2_MASK 0x4000 /* DCS_TRIG_SINGLE_2 */ 833#define WM8904_DCS_TRIG_SINGLE_2_SHIFT 14 /* DCS_TRIG_SINGLE_2 */ 834#define WM8904_DCS_TRIG_SINGLE_2_WIDTH 1 /* DCS_TRIG_SINGLE_2 */ 835#define WM8904_DCS_TRIG_SINGLE_1 0x2000 /* DCS_TRIG_SINGLE_1 */ 836#define WM8904_DCS_TRIG_SINGLE_1_MASK 0x2000 /* DCS_TRIG_SINGLE_1 */ 837#define WM8904_DCS_TRIG_SINGLE_1_SHIFT 13 /* DCS_TRIG_SINGLE_1 */ 838#define WM8904_DCS_TRIG_SINGLE_1_WIDTH 1 /* DCS_TRIG_SINGLE_1 */ 839#define WM8904_DCS_TRIG_SINGLE_0 0x1000 /* DCS_TRIG_SINGLE_0 */ 840#define WM8904_DCS_TRIG_SINGLE_0_MASK 0x1000 /* DCS_TRIG_SINGLE_0 */ 841#define WM8904_DCS_TRIG_SINGLE_0_SHIFT 12 /* DCS_TRIG_SINGLE_0 */ 842#define WM8904_DCS_TRIG_SINGLE_0_WIDTH 1 /* DCS_TRIG_SINGLE_0 */ 843#define WM8904_DCS_TRIG_SERIES_3 0x0800 /* DCS_TRIG_SERIES_3 */ 844#define WM8904_DCS_TRIG_SERIES_3_MASK 0x0800 /* DCS_TRIG_SERIES_3 */ 845#define WM8904_DCS_TRIG_SERIES_3_SHIFT 11 /* DCS_TRIG_SERIES_3 */ 846#define WM8904_DCS_TRIG_SERIES_3_WIDTH 1 /* DCS_TRIG_SERIES_3 */ 847#define WM8904_DCS_TRIG_SERIES_2 0x0400 /* DCS_TRIG_SERIES_2 */ 848#define WM8904_DCS_TRIG_SERIES_2_MASK 0x0400 /* DCS_TRIG_SERIES_2 */ 849#define WM8904_DCS_TRIG_SERIES_2_SHIFT 10 /* DCS_TRIG_SERIES_2 */ 850#define WM8904_DCS_TRIG_SERIES_2_WIDTH 1 /* DCS_TRIG_SERIES_2 */ 851#define WM8904_DCS_TRIG_SERIES_1 0x0200 /* DCS_TRIG_SERIES_1 */ 852#define WM8904_DCS_TRIG_SERIES_1_MASK 0x0200 /* DCS_TRIG_SERIES_1 */ 853#define WM8904_DCS_TRIG_SERIES_1_SHIFT 9 /* DCS_TRIG_SERIES_1 */ 854#define WM8904_DCS_TRIG_SERIES_1_WIDTH 1 /* DCS_TRIG_SERIES_1 */ 855#define WM8904_DCS_TRIG_SERIES_0 0x0100 /* DCS_TRIG_SERIES_0 */ 856#define WM8904_DCS_TRIG_SERIES_0_MASK 0x0100 /* DCS_TRIG_SERIES_0 */ 857#define WM8904_DCS_TRIG_SERIES_0_SHIFT 8 /* DCS_TRIG_SERIES_0 */ 858#define WM8904_DCS_TRIG_SERIES_0_WIDTH 1 /* DCS_TRIG_SERIES_0 */ 859#define WM8904_DCS_TRIG_STARTUP_3 0x0080 /* DCS_TRIG_STARTUP_3 */ 860#define WM8904_DCS_TRIG_STARTUP_3_MASK 0x0080 /* DCS_TRIG_STARTUP_3 */ 861#define WM8904_DCS_TRIG_STARTUP_3_SHIFT 7 /* DCS_TRIG_STARTUP_3 */ 862#define WM8904_DCS_TRIG_STARTUP_3_WIDTH 1 /* DCS_TRIG_STARTUP_3 */ 863#define WM8904_DCS_TRIG_STARTUP_2 0x0040 /* DCS_TRIG_STARTUP_2 */ 864#define WM8904_DCS_TRIG_STARTUP_2_MASK 0x0040 /* DCS_TRIG_STARTUP_2 */ 865#define WM8904_DCS_TRIG_STARTUP_2_SHIFT 6 /* DCS_TRIG_STARTUP_2 */ 866#define WM8904_DCS_TRIG_STARTUP_2_WIDTH 1 /* DCS_TRIG_STARTUP_2 */ 867#define WM8904_DCS_TRIG_STARTUP_1 0x0020 /* DCS_TRIG_STARTUP_1 */ 868#define WM8904_DCS_TRIG_STARTUP_1_MASK 0x0020 /* DCS_TRIG_STARTUP_1 */ 869#define WM8904_DCS_TRIG_STARTUP_1_SHIFT 5 /* DCS_TRIG_STARTUP_1 */ 870#define WM8904_DCS_TRIG_STARTUP_1_WIDTH 1 /* DCS_TRIG_STARTUP_1 */ 871#define WM8904_DCS_TRIG_STARTUP_0 0x0010 /* DCS_TRIG_STARTUP_0 */ 872#define WM8904_DCS_TRIG_STARTUP_0_MASK 0x0010 /* DCS_TRIG_STARTUP_0 */ 873#define WM8904_DCS_TRIG_STARTUP_0_SHIFT 4 /* DCS_TRIG_STARTUP_0 */ 874#define WM8904_DCS_TRIG_STARTUP_0_WIDTH 1 /* DCS_TRIG_STARTUP_0 */ 875#define WM8904_DCS_TRIG_DAC_WR_3 0x0008 /* DCS_TRIG_DAC_WR_3 */ 876#define WM8904_DCS_TRIG_DAC_WR_3_MASK 0x0008 /* DCS_TRIG_DAC_WR_3 */ 877#define WM8904_DCS_TRIG_DAC_WR_3_SHIFT 3 /* DCS_TRIG_DAC_WR_3 */ 878#define WM8904_DCS_TRIG_DAC_WR_3_WIDTH 1 /* DCS_TRIG_DAC_WR_3 */ 879#define WM8904_DCS_TRIG_DAC_WR_2 0x0004 /* DCS_TRIG_DAC_WR_2 */ 880#define WM8904_DCS_TRIG_DAC_WR_2_MASK 0x0004 /* DCS_TRIG_DAC_WR_2 */ 881#define WM8904_DCS_TRIG_DAC_WR_2_SHIFT 2 /* DCS_TRIG_DAC_WR_2 */ 882#define WM8904_DCS_TRIG_DAC_WR_2_WIDTH 1 /* DCS_TRIG_DAC_WR_2 */ 883#define WM8904_DCS_TRIG_DAC_WR_1 0x0002 /* DCS_TRIG_DAC_WR_1 */ 884#define WM8904_DCS_TRIG_DAC_WR_1_MASK 0x0002 /* DCS_TRIG_DAC_WR_1 */ 885#define WM8904_DCS_TRIG_DAC_WR_1_SHIFT 1 /* DCS_TRIG_DAC_WR_1 */ 886#define WM8904_DCS_TRIG_DAC_WR_1_WIDTH 1 /* DCS_TRIG_DAC_WR_1 */ 887#define WM8904_DCS_TRIG_DAC_WR_0 0x0001 /* DCS_TRIG_DAC_WR_0 */ 888#define WM8904_DCS_TRIG_DAC_WR_0_MASK 0x0001 /* DCS_TRIG_DAC_WR_0 */ 889#define WM8904_DCS_TRIG_DAC_WR_0_SHIFT 0 /* DCS_TRIG_DAC_WR_0 */ 890#define WM8904_DCS_TRIG_DAC_WR_0_WIDTH 1 /* DCS_TRIG_DAC_WR_0 */ 891 892/* 893 * R69 (0x45) - DC Servo 2 894 */ 895#define WM8904_DCS_TIMER_PERIOD_23_MASK 0x0F00 /* DCS_TIMER_PERIOD_23 - [11:8] */ 896#define WM8904_DCS_TIMER_PERIOD_23_SHIFT 8 /* DCS_TIMER_PERIOD_23 - [11:8] */ 897#define WM8904_DCS_TIMER_PERIOD_23_WIDTH 4 /* DCS_TIMER_PERIOD_23 - [11:8] */ 898#define WM8904_DCS_TIMER_PERIOD_01_MASK 0x000F /* DCS_TIMER_PERIOD_01 - [3:0] */ 899#define WM8904_DCS_TIMER_PERIOD_01_SHIFT 0 /* DCS_TIMER_PERIOD_01 - [3:0] */ 900#define WM8904_DCS_TIMER_PERIOD_01_WIDTH 4 /* DCS_TIMER_PERIOD_01 - [3:0] */ 901 902/* 903 * R71 (0x47) - DC Servo 4 904 */ 905#define WM8904_DCS_SERIES_NO_23_MASK 0x007F /* DCS_SERIES_NO_23 - [6:0] */ 906#define WM8904_DCS_SERIES_NO_23_SHIFT 0 /* DCS_SERIES_NO_23 - [6:0] */ 907#define WM8904_DCS_SERIES_NO_23_WIDTH 7 /* DCS_SERIES_NO_23 - [6:0] */ 908 909/* 910 * R72 (0x48) - DC Servo 5 911 */ 912#define WM8904_DCS_SERIES_NO_01_MASK 0x007F /* DCS_SERIES_NO_01 - [6:0] */ 913#define WM8904_DCS_SERIES_NO_01_SHIFT 0 /* DCS_SERIES_NO_01 - [6:0] */ 914#define WM8904_DCS_SERIES_NO_01_WIDTH 7 /* DCS_SERIES_NO_01 - [6:0] */ 915 916/* 917 * R73 (0x49) - DC Servo 6 918 */ 919#define WM8904_DCS_DAC_WR_VAL_3_MASK 0x00FF /* DCS_DAC_WR_VAL_3 - [7:0] */ 920#define WM8904_DCS_DAC_WR_VAL_3_SHIFT 0 /* DCS_DAC_WR_VAL_3 - [7:0] */ 921#define WM8904_DCS_DAC_WR_VAL_3_WIDTH 8 /* DCS_DAC_WR_VAL_3 - [7:0] */ 922 923/* 924 * R74 (0x4A) - DC Servo 7 925 */ 926#define WM8904_DCS_DAC_WR_VAL_2_MASK 0x00FF /* DCS_DAC_WR_VAL_2 - [7:0] */ 927#define WM8904_DCS_DAC_WR_VAL_2_SHIFT 0 /* DCS_DAC_WR_VAL_2 - [7:0] */ 928#define WM8904_DCS_DAC_WR_VAL_2_WIDTH 8 /* DCS_DAC_WR_VAL_2 - [7:0] */ 929 930/* 931 * R75 (0x4B) - DC Servo 8 932 */ 933#define WM8904_DCS_DAC_WR_VAL_1_MASK 0x00FF /* DCS_DAC_WR_VAL_1 - [7:0] */ 934#define WM8904_DCS_DAC_WR_VAL_1_SHIFT 0 /* DCS_DAC_WR_VAL_1 - [7:0] */ 935#define WM8904_DCS_DAC_WR_VAL_1_WIDTH 8 /* DCS_DAC_WR_VAL_1 - [7:0] */ 936 937/* 938 * R76 (0x4C) - DC Servo 9 939 */ 940#define WM8904_DCS_DAC_WR_VAL_0_MASK 0x00FF /* DCS_DAC_WR_VAL_0 - [7:0] */ 941#define WM8904_DCS_DAC_WR_VAL_0_SHIFT 0 /* DCS_DAC_WR_VAL_0 - [7:0] */ 942#define WM8904_DCS_DAC_WR_VAL_0_WIDTH 8 /* DCS_DAC_WR_VAL_0 - [7:0] */ 943 944/* 945 * R77 (0x4D) - DC Servo Readback 0 946 */ 947#define WM8904_DCS_CAL_COMPLETE_MASK 0x0F00 /* DCS_CAL_COMPLETE - [11:8] */ 948#define WM8904_DCS_CAL_COMPLETE_SHIFT 8 /* DCS_CAL_COMPLETE - [11:8] */ 949#define WM8904_DCS_CAL_COMPLETE_WIDTH 4 /* DCS_CAL_COMPLETE - [11:8] */ 950#define WM8904_DCS_DAC_WR_COMPLETE_MASK 0x00F0 /* DCS_DAC_WR_COMPLETE - [7:4] */ 951#define WM8904_DCS_DAC_WR_COMPLETE_SHIFT 4 /* DCS_DAC_WR_COMPLETE - [7:4] */ 952#define WM8904_DCS_DAC_WR_COMPLETE_WIDTH 4 /* DCS_DAC_WR_COMPLETE - [7:4] */ 953#define WM8904_DCS_STARTUP_COMPLETE_MASK 0x000F /* DCS_STARTUP_COMPLETE - [3:0] */ 954#define WM8904_DCS_STARTUP_COMPLETE_SHIFT 0 /* DCS_STARTUP_COMPLETE - [3:0] */ 955#define WM8904_DCS_STARTUP_COMPLETE_WIDTH 4 /* DCS_STARTUP_COMPLETE - [3:0] */ 956 957/* 958 * R90 (0x5A) - Analogue HP 0 959 */ 960#define WM8904_HPL_RMV_SHORT 0x0080 /* HPL_RMV_SHORT */ 961#define WM8904_HPL_RMV_SHORT_MASK 0x0080 /* HPL_RMV_SHORT */ 962#define WM8904_HPL_RMV_SHORT_SHIFT 7 /* HPL_RMV_SHORT */ 963#define WM8904_HPL_RMV_SHORT_WIDTH 1 /* HPL_RMV_SHORT */ 964#define WM8904_HPL_ENA_OUTP 0x0040 /* HPL_ENA_OUTP */ 965#define WM8904_HPL_ENA_OUTP_MASK 0x0040 /* HPL_ENA_OUTP */ 966#define WM8904_HPL_ENA_OUTP_SHIFT 6 /* HPL_ENA_OUTP */ 967#define WM8904_HPL_ENA_OUTP_WIDTH 1 /* HPL_ENA_OUTP */ 968#define WM8904_HPL_ENA_DLY 0x0020 /* HPL_ENA_DLY */ 969#define WM8904_HPL_ENA_DLY_MASK 0x0020 /* HPL_ENA_DLY */ 970#define WM8904_HPL_ENA_DLY_SHIFT 5 /* HPL_ENA_DLY */ 971#define WM8904_HPL_ENA_DLY_WIDTH 1 /* HPL_ENA_DLY */ 972#define WM8904_HPL_ENA 0x0010 /* HPL_ENA */ 973#define WM8904_HPL_ENA_MASK 0x0010 /* HPL_ENA */ 974#define WM8904_HPL_ENA_SHIFT 4 /* HPL_ENA */ 975#define WM8904_HPL_ENA_WIDTH 1 /* HPL_ENA */ 976#define WM8904_HPR_RMV_SHORT 0x0008 /* HPR_RMV_SHORT */ 977#define WM8904_HPR_RMV_SHORT_MASK 0x0008 /* HPR_RMV_SHORT */ 978#define WM8904_HPR_RMV_SHORT_SHIFT 3 /* HPR_RMV_SHORT */ 979#define WM8904_HPR_RMV_SHORT_WIDTH 1 /* HPR_RMV_SHORT */ 980#define WM8904_HPR_ENA_OUTP 0x0004 /* HPR_ENA_OUTP */ 981#define WM8904_HPR_ENA_OUTP_MASK 0x0004 /* HPR_ENA_OUTP */ 982#define WM8904_HPR_ENA_OUTP_SHIFT 2 /* HPR_ENA_OUTP */ 983#define WM8904_HPR_ENA_OUTP_WIDTH 1 /* HPR_ENA_OUTP */ 984#define WM8904_HPR_ENA_DLY 0x0002 /* HPR_ENA_DLY */ 985#define WM8904_HPR_ENA_DLY_MASK 0x0002 /* HPR_ENA_DLY */ 986#define WM8904_HPR_ENA_DLY_SHIFT 1 /* HPR_ENA_DLY */ 987#define WM8904_HPR_ENA_DLY_WIDTH 1 /* HPR_ENA_DLY */ 988#define WM8904_HPR_ENA 0x0001 /* HPR_ENA */ 989#define WM8904_HPR_ENA_MASK 0x0001 /* HPR_ENA */ 990#define WM8904_HPR_ENA_SHIFT 0 /* HPR_ENA */ 991#define WM8904_HPR_ENA_WIDTH 1 /* HPR_ENA */ 992 993/* 994 * R94 (0x5E) - Analogue Lineout 0 995 */ 996#define WM8904_LINEOUTL_RMV_SHORT 0x0080 /* LINEOUTL_RMV_SHORT */ 997#define WM8904_LINEOUTL_RMV_SHORT_MASK 0x0080 /* LINEOUTL_RMV_SHORT */ 998#define WM8904_LINEOUTL_RMV_SHORT_SHIFT 7 /* LINEOUTL_RMV_SHORT */ 999#define WM8904_LINEOUTL_RMV_SHORT_WIDTH 1 /* LINEOUTL_RMV_SHORT */ 1000#define WM8904_LINEOUTL_ENA_OUTP 0x0040 /* LINEOUTL_ENA_OUTP */ 1001#define WM8904_LINEOUTL_ENA_OUTP_MASK 0x0040 /* LINEOUTL_ENA_OUTP */ 1002#define WM8904_LINEOUTL_ENA_OUTP_SHIFT 6 /* LINEOUTL_ENA_OUTP */ 1003#define WM8904_LINEOUTL_ENA_OUTP_WIDTH 1 /* LINEOUTL_ENA_OUTP */ 1004#define WM8904_LINEOUTL_ENA_DLY 0x0020 /* LINEOUTL_ENA_DLY */ 1005#define WM8904_LINEOUTL_ENA_DLY_MASK 0x0020 /* LINEOUTL_ENA_DLY */ 1006#define WM8904_LINEOUTL_ENA_DLY_SHIFT 5 /* LINEOUTL_ENA_DLY */ 1007#define WM8904_LINEOUTL_ENA_DLY_WIDTH 1 /* LINEOUTL_ENA_DLY */ 1008#define WM8904_LINEOUTL_ENA 0x0010 /* LINEOUTL_ENA */ 1009#define WM8904_LINEOUTL_ENA_MASK 0x0010 /* LINEOUTL_ENA */ 1010#define WM8904_LINEOUTL_ENA_SHIFT 4 /* LINEOUTL_ENA */ 1011#define WM8904_LINEOUTL_ENA_WIDTH 1 /* LINEOUTL_ENA */ 1012#define WM8904_LINEOUTR_RMV_SHORT 0x0008 /* LINEOUTR_RMV_SHORT */ 1013#define WM8904_LINEOUTR_RMV_SHORT_MASK 0x0008 /* LINEOUTR_RMV_SHORT */ 1014#define WM8904_LINEOUTR_RMV_SHORT_SHIFT 3 /* LINEOUTR_RMV_SHORT */ 1015#define WM8904_LINEOUTR_RMV_SHORT_WIDTH 1 /* LINEOUTR_RMV_SHORT */ 1016#define WM8904_LINEOUTR_ENA_OUTP 0x0004 /* LINEOUTR_ENA_OUTP */ 1017#define WM8904_LINEOUTR_ENA_OUTP_MASK 0x0004 /* LINEOUTR_ENA_OUTP */ 1018#define WM8904_LINEOUTR_ENA_OUTP_SHIFT 2 /* LINEOUTR_ENA_OUTP */ 1019#define WM8904_LINEOUTR_ENA_OUTP_WIDTH 1 /* LINEOUTR_ENA_OUTP */ 1020#define WM8904_LINEOUTR_ENA_DLY 0x0002 /* LINEOUTR_ENA_DLY */ 1021#define WM8904_LINEOUTR_ENA_DLY_MASK 0x0002 /* LINEOUTR_ENA_DLY */ 1022#define WM8904_LINEOUTR_ENA_DLY_SHIFT 1 /* LINEOUTR_ENA_DLY */ 1023#define WM8904_LINEOUTR_ENA_DLY_WIDTH 1 /* LINEOUTR_ENA_DLY */ 1024#define WM8904_LINEOUTR_ENA 0x0001 /* LINEOUTR_ENA */ 1025#define WM8904_LINEOUTR_ENA_MASK 0x0001 /* LINEOUTR_ENA */ 1026#define WM8904_LINEOUTR_ENA_SHIFT 0 /* LINEOUTR_ENA */ 1027#define WM8904_LINEOUTR_ENA_WIDTH 1 /* LINEOUTR_ENA */ 1028 1029/* 1030 * R98 (0x62) - Charge Pump 0 1031 */ 1032#define WM8904_CP_ENA 0x0001 /* CP_ENA */ 1033#define WM8904_CP_ENA_MASK 0x0001 /* CP_ENA */ 1034#define WM8904_CP_ENA_SHIFT 0 /* CP_ENA */ 1035#define WM8904_CP_ENA_WIDTH 1 /* CP_ENA */ 1036 1037/* 1038 * R104 (0x68) - Class W 0 1039 */ 1040#define WM8904_CP_DYN_PWR 0x0001 /* CP_DYN_PWR */ 1041#define WM8904_CP_DYN_PWR_MASK 0x0001 /* CP_DYN_PWR */ 1042#define WM8904_CP_DYN_PWR_SHIFT 0 /* CP_DYN_PWR */ 1043#define WM8904_CP_DYN_PWR_WIDTH 1 /* CP_DYN_PWR */ 1044 1045/* 1046 * R108 (0x6C) - Write Sequencer 0 1047 */ 1048#define WM8904_WSEQ_ENA 0x0100 /* WSEQ_ENA */ 1049#define WM8904_WSEQ_ENA_MASK 0x0100 /* WSEQ_ENA */ 1050#define WM8904_WSEQ_ENA_SHIFT 8 /* WSEQ_ENA */ 1051#define WM8904_WSEQ_ENA_WIDTH 1 /* WSEQ_ENA */ 1052#define WM8904_WSEQ_WRITE_INDEX_MASK 0x001F /* WSEQ_WRITE_INDEX - [4:0] */ 1053#define WM8904_WSEQ_WRITE_INDEX_SHIFT 0 /* WSEQ_WRITE_INDEX - [4:0] */ 1054#define WM8904_WSEQ_WRITE_INDEX_WIDTH 5 /* WSEQ_WRITE_INDEX - [4:0] */ 1055 1056/* 1057 * R109 (0x6D) - Write Sequencer 1 1058 */ 1059#define WM8904_WSEQ_DATA_WIDTH_MASK 0x7000 /* WSEQ_DATA_WIDTH - [14:12] */ 1060#define WM8904_WSEQ_DATA_WIDTH_SHIFT 12 /* WSEQ_DATA_WIDTH - [14:12] */ 1061#define WM8904_WSEQ_DATA_WIDTH_WIDTH 3 /* WSEQ_DATA_WIDTH - [14:12] */ 1062#define WM8904_WSEQ_DATA_START_MASK 0x0F00 /* WSEQ_DATA_START - [11:8] */ 1063#define WM8904_WSEQ_DATA_START_SHIFT 8 /* WSEQ_DATA_START - [11:8] */ 1064#define WM8904_WSEQ_DATA_START_WIDTH 4 /* WSEQ_DATA_START - [11:8] */ 1065#define WM8904_WSEQ_ADDR_MASK 0x00FF /* WSEQ_ADDR - [7:0] */ 1066#define WM8904_WSEQ_ADDR_SHIFT 0 /* WSEQ_ADDR - [7:0] */ 1067#define WM8904_WSEQ_ADDR_WIDTH 8 /* WSEQ_ADDR - [7:0] */ 1068 1069/* 1070 * R110 (0x6E) - Write Sequencer 2 1071 */ 1072#define WM8904_WSEQ_EOS 0x4000 /* WSEQ_EOS */ 1073#define WM8904_WSEQ_EOS_MASK 0x4000 /* WSEQ_EOS */ 1074#define WM8904_WSEQ_EOS_SHIFT 14 /* WSEQ_EOS */ 1075#define WM8904_WSEQ_EOS_WIDTH 1 /* WSEQ_EOS */ 1076#define WM8904_WSEQ_DELAY_MASK 0x0F00 /* WSEQ_DELAY - [11:8] */ 1077#define WM8904_WSEQ_DELAY_SHIFT 8 /* WSEQ_DELAY - [11:8] */ 1078#define WM8904_WSEQ_DELAY_WIDTH 4 /* WSEQ_DELAY - [11:8] */ 1079#define WM8904_WSEQ_DATA_MASK 0x00FF /* WSEQ_DATA - [7:0] */ 1080#define WM8904_WSEQ_DATA_SHIFT 0 /* WSEQ_DATA - [7:0] */ 1081#define WM8904_WSEQ_DATA_WIDTH 8 /* WSEQ_DATA - [7:0] */ 1082 1083/* 1084 * R111 (0x6F) - Write Sequencer 3 1085 */ 1086#define WM8904_WSEQ_ABORT 0x0200 /* WSEQ_ABORT */ 1087#define WM8904_WSEQ_ABORT_MASK 0x0200 /* WSEQ_ABORT */ 1088#define WM8904_WSEQ_ABORT_SHIFT 9 /* WSEQ_ABORT */ 1089#define WM8904_WSEQ_ABORT_WIDTH 1 /* WSEQ_ABORT */ 1090#define WM8904_WSEQ_START 0x0100 /* WSEQ_START */ 1091#define WM8904_WSEQ_START_MASK 0x0100 /* WSEQ_START */ 1092#define WM8904_WSEQ_START_SHIFT 8 /* WSEQ_START */ 1093#define WM8904_WSEQ_START_WIDTH 1 /* WSEQ_START */ 1094#define WM8904_WSEQ_START_INDEX_MASK 0x003F /* WSEQ_START_INDEX - [5:0] */ 1095#define WM8904_WSEQ_START_INDEX_SHIFT 0 /* WSEQ_START_INDEX - [5:0] */ 1096#define WM8904_WSEQ_START_INDEX_WIDTH 6 /* WSEQ_START_INDEX - [5:0] */ 1097 1098/* 1099 * R112 (0x70) - Write Sequencer 4 1100 */ 1101#define WM8904_WSEQ_CURRENT_INDEX_MASK 0x03F0 /* WSEQ_CURRENT_INDEX - [9:4] */ 1102#define WM8904_WSEQ_CURRENT_INDEX_SHIFT 4 /* WSEQ_CURRENT_INDEX - [9:4] */ 1103#define WM8904_WSEQ_CURRENT_INDEX_WIDTH 6 /* WSEQ_CURRENT_INDEX - [9:4] */ 1104#define WM8904_WSEQ_BUSY 0x0001 /* WSEQ_BUSY */ 1105#define WM8904_WSEQ_BUSY_MASK 0x0001 /* WSEQ_BUSY */ 1106#define WM8904_WSEQ_BUSY_SHIFT 0 /* WSEQ_BUSY */ 1107#define WM8904_WSEQ_BUSY_WIDTH 1 /* WSEQ_BUSY */ 1108 1109/* 1110 * R116 (0x74) - FLL Control 1 1111 */ 1112#define WM8904_FLL_FRACN_ENA 0x0004 /* FLL_FRACN_ENA */ 1113#define WM8904_FLL_FRACN_ENA_MASK 0x0004 /* FLL_FRACN_ENA */ 1114#define WM8904_FLL_FRACN_ENA_SHIFT 2 /* FLL_FRACN_ENA */ 1115#define WM8904_FLL_FRACN_ENA_WIDTH 1 /* FLL_FRACN_ENA */ 1116#define WM8904_FLL_OSC_ENA 0x0002 /* FLL_OSC_ENA */ 1117#define WM8904_FLL_OSC_ENA_MASK 0x0002 /* FLL_OSC_ENA */ 1118#define WM8904_FLL_OSC_ENA_SHIFT 1 /* FLL_OSC_ENA */ 1119#define WM8904_FLL_OSC_ENA_WIDTH 1 /* FLL_OSC_ENA */ 1120#define WM8904_FLL_ENA 0x0001 /* FLL_ENA */ 1121#define WM8904_FLL_ENA_MASK 0x0001 /* FLL_ENA */ 1122#define WM8904_FLL_ENA_SHIFT 0 /* FLL_ENA */ 1123#define WM8904_FLL_ENA_WIDTH 1 /* FLL_ENA */ 1124 1125/* 1126 * R117 (0x75) - FLL Control 2 1127 */ 1128#define WM8904_FLL_OUTDIV_MASK 0x3F00 /* FLL_OUTDIV - [13:8] */ 1129#define WM8904_FLL_OUTDIV_SHIFT 8 /* FLL_OUTDIV - [13:8] */ 1130#define WM8904_FLL_OUTDIV_WIDTH 6 /* FLL_OUTDIV - [13:8] */ 1131#define WM8904_FLL_CTRL_RATE_MASK 0x0070 /* FLL_CTRL_RATE - [6:4] */ 1132#define WM8904_FLL_CTRL_RATE_SHIFT 4 /* FLL_CTRL_RATE - [6:4] */ 1133#define WM8904_FLL_CTRL_RATE_WIDTH 3 /* FLL_CTRL_RATE - [6:4] */ 1134#define WM8904_FLL_FRATIO_MASK 0x0007 /* FLL_FRATIO - [2:0] */ 1135#define WM8904_FLL_FRATIO_SHIFT 0 /* FLL_FRATIO - [2:0] */ 1136#define WM8904_FLL_FRATIO_WIDTH 3 /* FLL_FRATIO - [2:0] */ 1137 1138/* 1139 * R118 (0x76) - FLL Control 3 1140 */ 1141#define WM8904_FLL_K_MASK 0xFFFF /* FLL_K - [15:0] */ 1142#define WM8904_FLL_K_SHIFT 0 /* FLL_K - [15:0] */ 1143#define WM8904_FLL_K_WIDTH 16 /* FLL_K - [15:0] */ 1144 1145/* 1146 * R119 (0x77) - FLL Control 4 1147 */ 1148#define WM8904_FLL_N_MASK 0x7FE0 /* FLL_N - [14:5] */ 1149#define WM8904_FLL_N_SHIFT 5 /* FLL_N - [14:5] */ 1150#define WM8904_FLL_N_WIDTH 10 /* FLL_N - [14:5] */ 1151#define WM8904_FLL_GAIN_MASK 0x000F /* FLL_GAIN - [3:0] */ 1152#define WM8904_FLL_GAIN_SHIFT 0 /* FLL_GAIN - [3:0] */ 1153#define WM8904_FLL_GAIN_WIDTH 4 /* FLL_GAIN - [3:0] */ 1154 1155/* 1156 * R120 (0x78) - FLL Control 5 1157 */ 1158#define WM8904_FLL_CLK_REF_DIV_MASK 0x0018 /* FLL_CLK_REF_DIV - [4:3] */ 1159#define WM8904_FLL_CLK_REF_DIV_SHIFT 3 /* FLL_CLK_REF_DIV - [4:3] */ 1160#define WM8904_FLL_CLK_REF_DIV_WIDTH 2 /* FLL_CLK_REF_DIV - [4:3] */ 1161#define WM8904_FLL_CLK_REF_SRC_MASK 0x0003 /* FLL_CLK_REF_SRC - [1:0] */ 1162#define WM8904_FLL_CLK_REF_SRC_SHIFT 0 /* FLL_CLK_REF_SRC - [1:0] */ 1163#define WM8904_FLL_CLK_REF_SRC_WIDTH 2 /* FLL_CLK_REF_SRC - [1:0] */ 1164 1165/* 1166 * R126 (0x7E) - Digital Pulls 1167 */ 1168#define WM8904_MCLK_PU 0x0080 /* MCLK_PU */ 1169#define WM8904_MCLK_PU_MASK 0x0080 /* MCLK_PU */ 1170#define WM8904_MCLK_PU_SHIFT 7 /* MCLK_PU */ 1171#define WM8904_MCLK_PU_WIDTH 1 /* MCLK_PU */ 1172#define WM8904_MCLK_PD 0x0040 /* MCLK_PD */ 1173#define WM8904_MCLK_PD_MASK 0x0040 /* MCLK_PD */ 1174#define WM8904_MCLK_PD_SHIFT 6 /* MCLK_PD */ 1175#define WM8904_MCLK_PD_WIDTH 1 /* MCLK_PD */ 1176#define WM8904_DACDAT_PU 0x0020 /* DACDAT_PU */ 1177#define WM8904_DACDAT_PU_MASK 0x0020 /* DACDAT_PU */ 1178#define WM8904_DACDAT_PU_SHIFT 5 /* DACDAT_PU */ 1179#define WM8904_DACDAT_PU_WIDTH 1 /* DACDAT_PU */ 1180#define WM8904_DACDAT_PD 0x0010 /* DACDAT_PD */ 1181#define WM8904_DACDAT_PD_MASK 0x0010 /* DACDAT_PD */ 1182#define WM8904_DACDAT_PD_SHIFT 4 /* DACDAT_PD */ 1183#define WM8904_DACDAT_PD_WIDTH 1 /* DACDAT_PD */ 1184#define WM8904_LRCLK_PU 0x0008 /* LRCLK_PU */ 1185#define WM8904_LRCLK_PU_MASK 0x0008 /* LRCLK_PU */ 1186#define WM8904_LRCLK_PU_SHIFT 3 /* LRCLK_PU */ 1187#define WM8904_LRCLK_PU_WIDTH 1 /* LRCLK_PU */ 1188#define WM8904_LRCLK_PD 0x0004 /* LRCLK_PD */ 1189#define WM8904_LRCLK_PD_MASK 0x0004 /* LRCLK_PD */ 1190#define WM8904_LRCLK_PD_SHIFT 2 /* LRCLK_PD */ 1191#define WM8904_LRCLK_PD_WIDTH 1 /* LRCLK_PD */ 1192#define WM8904_BCLK_PU 0x0002 /* BCLK_PU */ 1193#define WM8904_BCLK_PU_MASK 0x0002 /* BCLK_PU */ 1194#define WM8904_BCLK_PU_SHIFT 1 /* BCLK_PU */ 1195#define WM8904_BCLK_PU_WIDTH 1 /* BCLK_PU */ 1196#define WM8904_BCLK_PD 0x0001 /* BCLK_PD */ 1197#define WM8904_BCLK_PD_MASK 0x0001 /* BCLK_PD */ 1198#define WM8904_BCLK_PD_SHIFT 0 /* BCLK_PD */ 1199#define WM8904_BCLK_PD_WIDTH 1 /* BCLK_PD */ 1200 1201/* 1202 * R127 (0x7F) - Interrupt Status 1203 */ 1204#define WM8904_IRQ 0x0400 /* IRQ */ 1205#define WM8904_IRQ_MASK 0x0400 /* IRQ */ 1206#define WM8904_IRQ_SHIFT 10 /* IRQ */ 1207#define WM8904_IRQ_WIDTH 1 /* IRQ */ 1208#define WM8904_GPIO_BCLK_EINT 0x0200 /* GPIO_BCLK_EINT */ 1209#define WM8904_GPIO_BCLK_EINT_MASK 0x0200 /* GPIO_BCLK_EINT */ 1210#define WM8904_GPIO_BCLK_EINT_SHIFT 9 /* GPIO_BCLK_EINT */ 1211#define WM8904_GPIO_BCLK_EINT_WIDTH 1 /* GPIO_BCLK_EINT */ 1212#define WM8904_WSEQ_EINT 0x0100 /* WSEQ_EINT */ 1213#define WM8904_WSEQ_EINT_MASK 0x0100 /* WSEQ_EINT */ 1214#define WM8904_WSEQ_EINT_SHIFT 8 /* WSEQ_EINT */ 1215#define WM8904_WSEQ_EINT_WIDTH 1 /* WSEQ_EINT */ 1216#define WM8904_GPIO3_EINT 0x0080 /* GPIO3_EINT */ 1217#define WM8904_GPIO3_EINT_MASK 0x0080 /* GPIO3_EINT */ 1218#define WM8904_GPIO3_EINT_SHIFT 7 /* GPIO3_EINT */ 1219#define WM8904_GPIO3_EINT_WIDTH 1 /* GPIO3_EINT */ 1220#define WM8904_GPIO2_EINT 0x0040 /* GPIO2_EINT */ 1221#define WM8904_GPIO2_EINT_MASK 0x0040 /* GPIO2_EINT */ 1222#define WM8904_GPIO2_EINT_SHIFT 6 /* GPIO2_EINT */ 1223#define WM8904_GPIO2_EINT_WIDTH 1 /* GPIO2_EINT */ 1224#define WM8904_GPIO1_EINT 0x0020 /* GPIO1_EINT */ 1225#define WM8904_GPIO1_EINT_MASK 0x0020 /* GPIO1_EINT */ 1226#define WM8904_GPIO1_EINT_SHIFT 5 /* GPIO1_EINT */ 1227#define WM8904_GPIO1_EINT_WIDTH 1 /* GPIO1_EINT */ 1228#define WM8904_GPI8_EINT 0x0010 /* GPI8_EINT */ 1229#define WM8904_GPI8_EINT_MASK 0x0010 /* GPI8_EINT */ 1230#define WM8904_GPI8_EINT_SHIFT 4 /* GPI8_EINT */ 1231#define WM8904_GPI8_EINT_WIDTH 1 /* GPI8_EINT */ 1232#define WM8904_GPI7_EINT 0x0008 /* GPI7_EINT */ 1233#define WM8904_GPI7_EINT_MASK 0x0008 /* GPI7_EINT */ 1234#define WM8904_GPI7_EINT_SHIFT 3 /* GPI7_EINT */ 1235#define WM8904_GPI7_EINT_WIDTH 1 /* GPI7_EINT */ 1236#define WM8904_FLL_LOCK_EINT 0x0004 /* FLL_LOCK_EINT */ 1237#define WM8904_FLL_LOCK_EINT_MASK 0x0004 /* FLL_LOCK_EINT */ 1238#define WM8904_FLL_LOCK_EINT_SHIFT 2 /* FLL_LOCK_EINT */ 1239#define WM8904_FLL_LOCK_EINT_WIDTH 1 /* FLL_LOCK_EINT */ 1240#define WM8904_MIC_SHRT_EINT 0x0002 /* MIC_SHRT_EINT */ 1241#define WM8904_MIC_SHRT_EINT_MASK 0x0002 /* MIC_SHRT_EINT */ 1242#define WM8904_MIC_SHRT_EINT_SHIFT 1 /* MIC_SHRT_EINT */ 1243#define WM8904_MIC_SHRT_EINT_WIDTH 1 /* MIC_SHRT_EINT */ 1244#define WM8904_MIC_DET_EINT 0x0001 /* MIC_DET_EINT */ 1245#define WM8904_MIC_DET_EINT_MASK 0x0001 /* MIC_DET_EINT */ 1246#define WM8904_MIC_DET_EINT_SHIFT 0 /* MIC_DET_EINT */ 1247#define WM8904_MIC_DET_EINT_WIDTH 1 /* MIC_DET_EINT */ 1248 1249/* 1250 * R128 (0x80) - Interrupt Status Mask 1251 */ 1252#define WM8904_IM_GPIO_BCLK_EINT 0x0200 /* IM_GPIO_BCLK_EINT */ 1253#define WM8904_IM_GPIO_BCLK_EINT_MASK 0x0200 /* IM_GPIO_BCLK_EINT */ 1254#define WM8904_IM_GPIO_BCLK_EINT_SHIFT 9 /* IM_GPIO_BCLK_EINT */ 1255#define WM8904_IM_GPIO_BCLK_EINT_WIDTH 1 /* IM_GPIO_BCLK_EINT */ 1256#define WM8904_IM_WSEQ_EINT 0x0100 /* IM_WSEQ_EINT */ 1257#define WM8904_IM_WSEQ_EINT_MASK 0x0100 /* IM_WSEQ_EINT */ 1258#define WM8904_IM_WSEQ_EINT_SHIFT 8 /* IM_WSEQ_EINT */ 1259#define WM8904_IM_WSEQ_EINT_WIDTH 1 /* IM_WSEQ_EINT */ 1260#define WM8904_IM_GPIO3_EINT 0x0080 /* IM_GPIO3_EINT */ 1261#define WM8904_IM_GPIO3_EINT_MASK 0x0080 /* IM_GPIO3_EINT */ 1262#define WM8904_IM_GPIO3_EINT_SHIFT 7 /* IM_GPIO3_EINT */ 1263#define WM8904_IM_GPIO3_EINT_WIDTH 1 /* IM_GPIO3_EINT */ 1264#define WM8904_IM_GPIO2_EINT 0x0040 /* IM_GPIO2_EINT */ 1265#define WM8904_IM_GPIO2_EINT_MASK 0x0040 /* IM_GPIO2_EINT */ 1266#define WM8904_IM_GPIO2_EINT_SHIFT 6 /* IM_GPIO2_EINT */ 1267#define WM8904_IM_GPIO2_EINT_WIDTH 1 /* IM_GPIO2_EINT */ 1268#define WM8904_IM_GPIO1_EINT 0x0020 /* IM_GPIO1_EINT */ 1269#define WM8904_IM_GPIO1_EINT_MASK 0x0020 /* IM_GPIO1_EINT */ 1270#define WM8904_IM_GPIO1_EINT_SHIFT 5 /* IM_GPIO1_EINT */ 1271#define WM8904_IM_GPIO1_EINT_WIDTH 1 /* IM_GPIO1_EINT */ 1272#define WM8904_IM_GPI8_EINT 0x0010 /* IM_GPI8_EINT */ 1273#define WM8904_IM_GPI8_EINT_MASK 0x0010 /* IM_GPI8_EINT */ 1274#define WM8904_IM_GPI8_EINT_SHIFT 4 /* IM_GPI8_EINT */ 1275#define WM8904_IM_GPI8_EINT_WIDTH 1 /* IM_GPI8_EINT */ 1276#define WM8904_IM_GPI7_EINT 0x0008 /* IM_GPI7_EINT */ 1277#define WM8904_IM_GPI7_EINT_MASK 0x0008 /* IM_GPI7_EINT */ 1278#define WM8904_IM_GPI7_EINT_SHIFT 3 /* IM_GPI7_EINT */ 1279#define WM8904_IM_GPI7_EINT_WIDTH 1 /* IM_GPI7_EINT */ 1280#define WM8904_IM_FLL_LOCK_EINT 0x0004 /* IM_FLL_LOCK_EINT */ 1281#define WM8904_IM_FLL_LOCK_EINT_MASK 0x0004 /* IM_FLL_LOCK_EINT */ 1282#define WM8904_IM_FLL_LOCK_EINT_SHIFT 2 /* IM_FLL_LOCK_EINT */ 1283#define WM8904_IM_FLL_LOCK_EINT_WIDTH 1 /* IM_FLL_LOCK_EINT */ 1284#define WM8904_IM_MIC_SHRT_EINT 0x0002 /* IM_MIC_SHRT_EINT */ 1285#define WM8904_IM_MIC_SHRT_EINT_MASK 0x0002 /* IM_MIC_SHRT_EINT */ 1286#define WM8904_IM_MIC_SHRT_EINT_SHIFT 1 /* IM_MIC_SHRT_EINT */ 1287#define WM8904_IM_MIC_SHRT_EINT_WIDTH 1 /* IM_MIC_SHRT_EINT */ 1288#define WM8904_IM_MIC_DET_EINT 0x0001 /* IM_MIC_DET_EINT */ 1289#define WM8904_IM_MIC_DET_EINT_MASK 0x0001 /* IM_MIC_DET_EINT */ 1290#define WM8904_IM_MIC_DET_EINT_SHIFT 0 /* IM_MIC_DET_EINT */ 1291#define WM8904_IM_MIC_DET_EINT_WIDTH 1 /* IM_MIC_DET_EINT */ 1292 1293/* 1294 * R129 (0x81) - Interrupt Polarity 1295 */ 1296#define WM8904_GPIO_BCLK_EINT_POL 0x0200 /* GPIO_BCLK_EINT_POL */ 1297#define WM8904_GPIO_BCLK_EINT_POL_MASK 0x0200 /* GPIO_BCLK_EINT_POL */ 1298#define WM8904_GPIO_BCLK_EINT_POL_SHIFT 9 /* GPIO_BCLK_EINT_POL */ 1299#define WM8904_GPIO_BCLK_EINT_POL_WIDTH 1 /* GPIO_BCLK_EINT_POL */ 1300#define WM8904_WSEQ_EINT_POL 0x0100 /* WSEQ_EINT_POL */ 1301#define WM8904_WSEQ_EINT_POL_MASK 0x0100 /* WSEQ_EINT_POL */ 1302#define WM8904_WSEQ_EINT_POL_SHIFT 8 /* WSEQ_EINT_POL */ 1303#define WM8904_WSEQ_EINT_POL_WIDTH 1 /* WSEQ_EINT_POL */ 1304#define WM8904_GPIO3_EINT_POL 0x0080 /* GPIO3_EINT_POL */ 1305#define WM8904_GPIO3_EINT_POL_MASK 0x0080 /* GPIO3_EINT_POL */ 1306#define WM8904_GPIO3_EINT_POL_SHIFT 7 /* GPIO3_EINT_POL */ 1307#define WM8904_GPIO3_EINT_POL_WIDTH 1 /* GPIO3_EINT_POL */ 1308#define WM8904_GPIO2_EINT_POL 0x0040 /* GPIO2_EINT_POL */ 1309#define WM8904_GPIO2_EINT_POL_MASK 0x0040 /* GPIO2_EINT_POL */ 1310#define WM8904_GPIO2_EINT_POL_SHIFT 6 /* GPIO2_EINT_POL */ 1311#define WM8904_GPIO2_EINT_POL_WIDTH 1 /* GPIO2_EINT_POL */ 1312#define WM8904_GPIO1_EINT_POL 0x0020 /* GPIO1_EINT_POL */ 1313#define WM8904_GPIO1_EINT_POL_MASK 0x0020 /* GPIO1_EINT_POL */ 1314#define WM8904_GPIO1_EINT_POL_SHIFT 5 /* GPIO1_EINT_POL */ 1315#define WM8904_GPIO1_EINT_POL_WIDTH 1 /* GPIO1_EINT_POL */ 1316#define WM8904_GPI8_EINT_POL 0x0010 /* GPI8_EINT_POL */ 1317#define WM8904_GPI8_EINT_POL_MASK 0x0010 /* GPI8_EINT_POL */ 1318#define WM8904_GPI8_EINT_POL_SHIFT 4 /* GPI8_EINT_POL */ 1319#define WM8904_GPI8_EINT_POL_WIDTH 1 /* GPI8_EINT_POL */ 1320#define WM8904_GPI7_EINT_POL 0x0008 /* GPI7_EINT_POL */ 1321#define WM8904_GPI7_EINT_POL_MASK 0x0008 /* GPI7_EINT_POL */ 1322#define WM8904_GPI7_EINT_POL_SHIFT 3 /* GPI7_EINT_POL */ 1323#define WM8904_GPI7_EINT_POL_WIDTH 1 /* GPI7_EINT_POL */ 1324#define WM8904_FLL_LOCK_EINT_POL 0x0004 /* FLL_LOCK_EINT_POL */ 1325#define WM8904_FLL_LOCK_EINT_POL_MASK 0x0004 /* FLL_LOCK_EINT_POL */ 1326#define WM8904_FLL_LOCK_EINT_POL_SHIFT 2 /* FLL_LOCK_EINT_POL */ 1327#define WM8904_FLL_LOCK_EINT_POL_WIDTH 1 /* FLL_LOCK_EINT_POL */ 1328#define WM8904_MIC_SHRT_EINT_POL 0x0002 /* MIC_SHRT_EINT_POL */ 1329#define WM8904_MIC_SHRT_EINT_POL_MASK 0x0002 /* MIC_SHRT_EINT_POL */ 1330#define WM8904_MIC_SHRT_EINT_POL_SHIFT 1 /* MIC_SHRT_EINT_POL */ 1331#define WM8904_MIC_SHRT_EINT_POL_WIDTH 1 /* MIC_SHRT_EINT_POL */ 1332#define WM8904_MIC_DET_EINT_POL 0x0001 /* MIC_DET_EINT_POL */ 1333#define WM8904_MIC_DET_EINT_POL_MASK 0x0001 /* MIC_DET_EINT_POL */ 1334#define WM8904_MIC_DET_EINT_POL_SHIFT 0 /* MIC_DET_EINT_POL */ 1335#define WM8904_MIC_DET_EINT_POL_WIDTH 1 /* MIC_DET_EINT_POL */ 1336 1337/* 1338 * R130 (0x82) - Interrupt Debounce 1339 */ 1340#define WM8904_GPIO_BCLK_EINT_DB 0x0200 /* GPIO_BCLK_EINT_DB */ 1341#define WM8904_GPIO_BCLK_EINT_DB_MASK 0x0200 /* GPIO_BCLK_EINT_DB */ 1342#define WM8904_GPIO_BCLK_EINT_DB_SHIFT 9 /* GPIO_BCLK_EINT_DB */ 1343#define WM8904_GPIO_BCLK_EINT_DB_WIDTH 1 /* GPIO_BCLK_EINT_DB */ 1344#define WM8904_WSEQ_EINT_DB 0x0100 /* WSEQ_EINT_DB */ 1345#define WM8904_WSEQ_EINT_DB_MASK 0x0100 /* WSEQ_EINT_DB */ 1346#define WM8904_WSEQ_EINT_DB_SHIFT 8 /* WSEQ_EINT_DB */ 1347#define WM8904_WSEQ_EINT_DB_WIDTH 1 /* WSEQ_EINT_DB */ 1348#define WM8904_GPIO3_EINT_DB 0x0080 /* GPIO3_EINT_DB */ 1349#define WM8904_GPIO3_EINT_DB_MASK 0x0080 /* GPIO3_EINT_DB */ 1350#define WM8904_GPIO3_EINT_DB_SHIFT 7 /* GPIO3_EINT_DB */ 1351#define WM8904_GPIO3_EINT_DB_WIDTH 1 /* GPIO3_EINT_DB */ 1352#define WM8904_GPIO2_EINT_DB 0x0040 /* GPIO2_EINT_DB */ 1353#define WM8904_GPIO2_EINT_DB_MASK 0x0040 /* GPIO2_EINT_DB */ 1354#define WM8904_GPIO2_EINT_DB_SHIFT 6 /* GPIO2_EINT_DB */ 1355#define WM8904_GPIO2_EINT_DB_WIDTH 1 /* GPIO2_EINT_DB */ 1356#define WM8904_GPIO1_EINT_DB 0x0020 /* GPIO1_EINT_DB */ 1357#define WM8904_GPIO1_EINT_DB_MASK 0x0020 /* GPIO1_EINT_DB */ 1358#define WM8904_GPIO1_EINT_DB_SHIFT 5 /* GPIO1_EINT_DB */ 1359#define WM8904_GPIO1_EINT_DB_WIDTH 1 /* GPIO1_EINT_DB */ 1360#define WM8904_GPI8_EINT_DB 0x0010 /* GPI8_EINT_DB */ 1361#define WM8904_GPI8_EINT_DB_MASK 0x0010 /* GPI8_EINT_DB */ 1362#define WM8904_GPI8_EINT_DB_SHIFT 4 /* GPI8_EINT_DB */ 1363#define WM8904_GPI8_EINT_DB_WIDTH 1 /* GPI8_EINT_DB */ 1364#define WM8904_GPI7_EINT_DB 0x0008 /* GPI7_EINT_DB */ 1365#define WM8904_GPI7_EINT_DB_MASK 0x0008 /* GPI7_EINT_DB */ 1366#define WM8904_GPI7_EINT_DB_SHIFT 3 /* GPI7_EINT_DB */ 1367#define WM8904_GPI7_EINT_DB_WIDTH 1 /* GPI7_EINT_DB */ 1368#define WM8904_FLL_LOCK_EINT_DB 0x0004 /* FLL_LOCK_EINT_DB */ 1369#define WM8904_FLL_LOCK_EINT_DB_MASK 0x0004 /* FLL_LOCK_EINT_DB */ 1370#define WM8904_FLL_LOCK_EINT_DB_SHIFT 2 /* FLL_LOCK_EINT_DB */ 1371#define WM8904_FLL_LOCK_EINT_DB_WIDTH 1 /* FLL_LOCK_EINT_DB */ 1372#define WM8904_MIC_SHRT_EINT_DB 0x0002 /* MIC_SHRT_EINT_DB */ 1373#define WM8904_MIC_SHRT_EINT_DB_MASK 0x0002 /* MIC_SHRT_EINT_DB */ 1374#define WM8904_MIC_SHRT_EINT_DB_SHIFT 1 /* MIC_SHRT_EINT_DB */ 1375#define WM8904_MIC_SHRT_EINT_DB_WIDTH 1 /* MIC_SHRT_EINT_DB */ 1376#define WM8904_MIC_DET_EINT_DB 0x0001 /* MIC_DET_EINT_DB */ 1377#define WM8904_MIC_DET_EINT_DB_MASK 0x0001 /* MIC_DET_EINT_DB */ 1378#define WM8904_MIC_DET_EINT_DB_SHIFT 0 /* MIC_DET_EINT_DB */ 1379#define WM8904_MIC_DET_EINT_DB_WIDTH 1 /* MIC_DET_EINT_DB */ 1380 1381/* 1382 * R134 (0x86) - EQ1 1383 */ 1384#define WM8904_EQ_ENA 0x0001 /* EQ_ENA */ 1385#define WM8904_EQ_ENA_MASK 0x0001 /* EQ_ENA */ 1386#define WM8904_EQ_ENA_SHIFT 0 /* EQ_ENA */ 1387#define WM8904_EQ_ENA_WIDTH 1 /* EQ_ENA */ 1388 1389/* 1390 * R135 (0x87) - EQ2 1391 */ 1392#define WM8904_EQ_B1_GAIN_MASK 0x001F /* EQ_B1_GAIN - [4:0] */ 1393#define WM8904_EQ_B1_GAIN_SHIFT 0 /* EQ_B1_GAIN - [4:0] */ 1394#define WM8904_EQ_B1_GAIN_WIDTH 5 /* EQ_B1_GAIN - [4:0] */ 1395 1396/* 1397 * R136 (0x88) - EQ3 1398 */ 1399#define WM8904_EQ_B2_GAIN_MASK 0x001F /* EQ_B2_GAIN - [4:0] */ 1400#define WM8904_EQ_B2_GAIN_SHIFT 0 /* EQ_B2_GAIN - [4:0] */ 1401#define WM8904_EQ_B2_GAIN_WIDTH 5 /* EQ_B2_GAIN - [4:0] */ 1402 1403/* 1404 * R137 (0x89) - EQ4 1405 */ 1406#define WM8904_EQ_B3_GAIN_MASK 0x001F /* EQ_B3_GAIN - [4:0] */ 1407#define WM8904_EQ_B3_GAIN_SHIFT 0 /* EQ_B3_GAIN - [4:0] */ 1408#define WM8904_EQ_B3_GAIN_WIDTH 5 /* EQ_B3_GAIN - [4:0] */ 1409 1410/* 1411 * R138 (0x8A) - EQ5 1412 */ 1413#define WM8904_EQ_B4_GAIN_MASK 0x001F /* EQ_B4_GAIN - [4:0] */ 1414#define WM8904_EQ_B4_GAIN_SHIFT 0 /* EQ_B4_GAIN - [4:0] */ 1415#define WM8904_EQ_B4_GAIN_WIDTH 5 /* EQ_B4_GAIN - [4:0] */ 1416 1417/* 1418 * R139 (0x8B) - EQ6 1419 */ 1420#define WM8904_EQ_B5_GAIN_MASK 0x001F /* EQ_B5_GAIN - [4:0] */ 1421#define WM8904_EQ_B5_GAIN_SHIFT 0 /* EQ_B5_GAIN - [4:0] */ 1422#define WM8904_EQ_B5_GAIN_WIDTH 5 /* EQ_B5_GAIN - [4:0] */ 1423 1424/* 1425 * R140 (0x8C) - EQ7 1426 */ 1427#define WM8904_EQ_B1_A_MASK 0xFFFF /* EQ_B1_A - [15:0] */ 1428#define WM8904_EQ_B1_A_SHIFT 0 /* EQ_B1_A - [15:0] */ 1429#define WM8904_EQ_B1_A_WIDTH 16 /* EQ_B1_A - [15:0] */ 1430 1431/* 1432 * R141 (0x8D) - EQ8 1433 */ 1434#define WM8904_EQ_B1_B_MASK 0xFFFF /* EQ_B1_B - [15:0] */ 1435#define WM8904_EQ_B1_B_SHIFT 0 /* EQ_B1_B - [15:0] */ 1436#define WM8904_EQ_B1_B_WIDTH 16 /* EQ_B1_B - [15:0] */ 1437 1438/* 1439 * R142 (0x8E) - EQ9 1440 */ 1441#define WM8904_EQ_B1_PG_MASK 0xFFFF /* EQ_B1_PG - [15:0] */ 1442#define WM8904_EQ_B1_PG_SHIFT 0 /* EQ_B1_PG - [15:0] */ 1443#define WM8904_EQ_B1_PG_WIDTH 16 /* EQ_B1_PG - [15:0] */ 1444 1445/* 1446 * R143 (0x8F) - EQ10 1447 */ 1448#define WM8904_EQ_B2_A_MASK 0xFFFF /* EQ_B2_A - [15:0] */ 1449#define WM8904_EQ_B2_A_SHIFT 0 /* EQ_B2_A - [15:0] */ 1450#define WM8904_EQ_B2_A_WIDTH 16 /* EQ_B2_A - [15:0] */ 1451 1452/* 1453 * R144 (0x90) - EQ11 1454 */ 1455#define WM8904_EQ_B2_B_MASK 0xFFFF /* EQ_B2_B - [15:0] */ 1456#define WM8904_EQ_B2_B_SHIFT 0 /* EQ_B2_B - [15:0] */ 1457#define WM8904_EQ_B2_B_WIDTH 16 /* EQ_B2_B - [15:0] */ 1458 1459/* 1460 * R145 (0x91) - EQ12 1461 */ 1462#define WM8904_EQ_B2_C_MASK 0xFFFF /* EQ_B2_C - [15:0] */ 1463#define WM8904_EQ_B2_C_SHIFT 0 /* EQ_B2_C - [15:0] */ 1464#define WM8904_EQ_B2_C_WIDTH 16 /* EQ_B2_C - [15:0] */ 1465 1466/* 1467 * R146 (0x92) - EQ13 1468 */ 1469#define WM8904_EQ_B2_PG_MASK 0xFFFF /* EQ_B2_PG - [15:0] */ 1470#define WM8904_EQ_B2_PG_SHIFT 0 /* EQ_B2_PG - [15:0] */ 1471#define WM8904_EQ_B2_PG_WIDTH 16 /* EQ_B2_PG - [15:0] */ 1472 1473/* 1474 * R147 (0x93) - EQ14 1475 */ 1476#define WM8904_EQ_B3_A_MASK 0xFFFF /* EQ_B3_A - [15:0] */ 1477#define WM8904_EQ_B3_A_SHIFT 0 /* EQ_B3_A - [15:0] */ 1478#define WM8904_EQ_B3_A_WIDTH 16 /* EQ_B3_A - [15:0] */ 1479 1480/* 1481 * R148 (0x94) - EQ15 1482 */ 1483#define WM8904_EQ_B3_B_MASK 0xFFFF /* EQ_B3_B - [15:0] */ 1484#define WM8904_EQ_B3_B_SHIFT 0 /* EQ_B3_B - [15:0] */ 1485#define WM8904_EQ_B3_B_WIDTH 16 /* EQ_B3_B - [15:0] */ 1486 1487/* 1488 * R149 (0x95) - EQ16 1489 */ 1490#define WM8904_EQ_B3_C_MASK 0xFFFF /* EQ_B3_C - [15:0] */ 1491#define WM8904_EQ_B3_C_SHIFT 0 /* EQ_B3_C - [15:0] */ 1492#define WM8904_EQ_B3_C_WIDTH 16 /* EQ_B3_C - [15:0] */ 1493 1494/* 1495 * R150 (0x96) - EQ17 1496 */ 1497#define WM8904_EQ_B3_PG_MASK 0xFFFF /* EQ_B3_PG - [15:0] */ 1498#define WM8904_EQ_B3_PG_SHIFT 0 /* EQ_B3_PG - [15:0] */ 1499#define WM8904_EQ_B3_PG_WIDTH 16 /* EQ_B3_PG - [15:0] */ 1500 1501/* 1502 * R151 (0x97) - EQ18 1503 */ 1504#define WM8904_EQ_B4_A_MASK 0xFFFF /* EQ_B4_A - [15:0] */ 1505#define WM8904_EQ_B4_A_SHIFT 0 /* EQ_B4_A - [15:0] */ 1506#define WM8904_EQ_B4_A_WIDTH 16 /* EQ_B4_A - [15:0] */ 1507 1508/* 1509 * R152 (0x98) - EQ19 1510 */ 1511#define WM8904_EQ_B4_B_MASK 0xFFFF /* EQ_B4_B - [15:0] */ 1512#define WM8904_EQ_B4_B_SHIFT 0 /* EQ_B4_B - [15:0] */ 1513#define WM8904_EQ_B4_B_WIDTH 16 /* EQ_B4_B - [15:0] */ 1514 1515/* 1516 * R153 (0x99) - EQ20 1517 */ 1518#define WM8904_EQ_B4_C_MASK 0xFFFF /* EQ_B4_C - [15:0] */ 1519#define WM8904_EQ_B4_C_SHIFT 0 /* EQ_B4_C - [15:0] */ 1520#define WM8904_EQ_B4_C_WIDTH 16 /* EQ_B4_C - [15:0] */ 1521 1522/* 1523 * R154 (0x9A) - EQ21 1524 */ 1525#define WM8904_EQ_B4_PG_MASK 0xFFFF /* EQ_B4_PG - [15:0] */ 1526#define WM8904_EQ_B4_PG_SHIFT 0 /* EQ_B4_PG - [15:0] */ 1527#define WM8904_EQ_B4_PG_WIDTH 16 /* EQ_B4_PG - [15:0] */ 1528 1529/* 1530 * R155 (0x9B) - EQ22 1531 */ 1532#define WM8904_EQ_B5_A_MASK 0xFFFF /* EQ_B5_A - [15:0] */ 1533#define WM8904_EQ_B5_A_SHIFT 0 /* EQ_B5_A - [15:0] */ 1534#define WM8904_EQ_B5_A_WIDTH 16 /* EQ_B5_A - [15:0] */ 1535 1536/* 1537 * R156 (0x9C) - EQ23 1538 */ 1539#define WM8904_EQ_B5_B_MASK 0xFFFF /* EQ_B5_B - [15:0] */ 1540#define WM8904_EQ_B5_B_SHIFT 0 /* EQ_B5_B - [15:0] */ 1541#define WM8904_EQ_B5_B_WIDTH 16 /* EQ_B5_B - [15:0] */ 1542 1543/* 1544 * R157 (0x9D) - EQ24 1545 */ 1546#define WM8904_EQ_B5_PG_MASK 0xFFFF /* EQ_B5_PG - [15:0] */ 1547#define WM8904_EQ_B5_PG_SHIFT 0 /* EQ_B5_PG - [15:0] */ 1548#define WM8904_EQ_B5_PG_WIDTH 16 /* EQ_B5_PG - [15:0] */ 1549 1550/* 1551 * R161 (0xA1) - Control Interface Test 1 1552 */ 1553#define WM8904_USER_KEY 0x0002 /* USER_KEY */ 1554#define WM8904_USER_KEY_MASK 0x0002 /* USER_KEY */ 1555#define WM8904_USER_KEY_SHIFT 1 /* USER_KEY */ 1556#define WM8904_USER_KEY_WIDTH 1 /* USER_KEY */ 1557 1558/* 1559 * R198 (0xC6) - ADC Test 0 1560 */ 1561#define WM8904_ADC_128_OSR_TST_MODE 0x0004 /* ADC_128_OSR_TST_MODE */ 1562#define WM8904_ADC_128_OSR_TST_MODE_SHIFT 2 /* ADC_128_OSR_TST_MODE */ 1563#define WM8904_ADC_128_OSR_TST_MODE_WIDTH 1 /* ADC_128_OSR_TST_MODE */ 1564#define WM8904_ADC_BIASX1P5 0x0001 /* ADC_BIASX1P5 */ 1565#define WM8904_ADC_BIASX1P5_SHIFT 0 /* ADC_BIASX1P5 */ 1566#define WM8904_ADC_BIASX1P5_WIDTH 1 /* ADC_BIASX1P5 */ 1567 1568/* 1569 * R204 (0xCC) - Analogue Output Bias 0 1570 */ 1571#define WM8904_PGA_BIAS_MASK 0x0070 /* PGA_BIAS - [6:4] */ 1572#define WM8904_PGA_BIAS_SHIFT 4 /* PGA_BIAS - [6:4] */ 1573#define WM8904_PGA_BIAS_WIDTH 3 /* PGA_BIAS - [6:4] */ 1574 1575/* 1576 * R247 (0xF7) - FLL NCO Test 0 1577 */ 1578#define WM8904_FLL_FRC_NCO 0x0001 /* FLL_FRC_NCO */ 1579#define WM8904_FLL_FRC_NCO_MASK 0x0001 /* FLL_FRC_NCO */ 1580#define WM8904_FLL_FRC_NCO_SHIFT 0 /* FLL_FRC_NCO */ 1581#define WM8904_FLL_FRC_NCO_WIDTH 1 /* FLL_FRC_NCO */ 1582 1583/* 1584 * R248 (0xF8) - FLL NCO Test 1 1585 */ 1586#define WM8904_FLL_FRC_NCO_VAL_MASK 0x003F /* FLL_FRC_NCO_VAL - [5:0] */ 1587#define WM8904_FLL_FRC_NCO_VAL_SHIFT 0 /* FLL_FRC_NCO_VAL - [5:0] */ 1588#define WM8904_FLL_FRC_NCO_VAL_WIDTH 6 /* FLL_FRC_NCO_VAL - [5:0] */ 1589 1590#endif 1591