1/* 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration 3 * 4 * NOTE: This header file is not meant to be included directly. 5 */ 6 7/* This header file describes this specific Xtensa processor's TIE extensions 8 that extend basic Xtensa core functionality. It is customized to this 9 Xtensa processor configuration. 10 11 Copyright (c) 1999-2015 Cadence Design Systems Inc. 12 13 Permission is hereby granted, free of charge, to any person obtaining 14 a copy of this software and associated documentation files (the 15 "Software"), to deal in the Software without restriction, including 16 without limitation the rights to use, copy, modify, merge, publish, 17 distribute, sublicense, and/or sell copies of the Software, and to 18 permit persons to whom the Software is furnished to do so, subject to 19 the following conditions: 20 21 The above copyright notice and this permission notice shall be included 22 in all copies or substantial portions of the Software. 23 24 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, 25 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF 26 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. 27 IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY 28 CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, 29 TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE 30 SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. */ 31 32#ifndef _XTENSA_CORE_TIE_H 33#define _XTENSA_CORE_TIE_H 34 35#define XCHAL_CP_NUM 0 /* number of coprocessors */ 36#define XCHAL_CP_MAX 0 /* max CP ID + 1 (0 if none) */ 37#define XCHAL_CP_MASK 0x00 /* bitmask of all CPs by ID */ 38#define XCHAL_CP_PORT_MASK 0x00 /* bitmask of only port CPs */ 39 40/* Save area for non-coprocessor optional and custom (TIE) state: */ 41#define XCHAL_NCP_SA_SIZE 28 42#define XCHAL_NCP_SA_ALIGN 4 43 44/* Total save area for optional and custom state (NCP + CPn): */ 45#define XCHAL_TOTAL_SA_SIZE 32 /* with 16-byte align padding */ 46#define XCHAL_TOTAL_SA_ALIGN 4 /* actual minimum alignment */ 47 48/* 49 * Detailed contents of save areas. 50 * NOTE: caller must define the XCHAL_SA_REG macro (not defined here) 51 * before expanding the XCHAL_xxx_SA_LIST() macros. 52 * 53 * XCHAL_SA_REG(s,ccused,abikind,kind,opt,name,galign,align,asize, 54 * dbnum,base,regnum,bitsz,gapsz,reset,x...) 55 * 56 * s = passed from XCHAL_*_LIST(s), eg. to select how to expand 57 * ccused = set if used by compiler without special options or code 58 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global) 59 * kind = 0 (special reg), 1 (TIE user reg), or 2 (TIE regfile reg) 60 * opt = 0 (custom TIE extension or coprocessor), or 1 (optional reg) 61 * name = lowercase reg name (no quotes) 62 * galign = group byte alignment (power of 2) (galign >= align) 63 * align = register byte alignment (power of 2) 64 * asize = allocated size in bytes (asize*8 == bitsz + gapsz + padsz) 65 * (not including any pad bytes required to galign this or next reg) 66 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>) 67 * base = reg shortname w/o index (or sr=special, ur=TIE user reg) 68 * regnum = reg index in regfile, or special/TIE-user reg number 69 * bitsz = number of significant bits (regfile width, or ur/sr mask bits) 70 * gapsz = intervening bits, if bitsz bits not stored contiguously 71 * (padsz = pad bits at end [TIE regfile] or at msbits [ur,sr] of asize) 72 * reset = register reset value (or 0 if undefined at reset) 73 * x = reserved for future use (0 until then) 74 * 75 * To filter out certain registers, e.g. to expand only the non-global 76 * registers used by the compiler, you can do something like this: 77 * 78 * #define XCHAL_SA_REG(s,ccused,p...) SELCC##ccused(p) 79 * #define SELCC0(p...) 80 * #define SELCC1(abikind,p...) SELAK##abikind(p) 81 * #define SELAK0(p...) REG(p) 82 * #define SELAK1(p...) REG(p) 83 * #define SELAK2(p...) 84 * #define REG(kind,tie,name,galn,aln,asz,csz,dbnum,base,rnum,bsz,rst,x...) \ 85 * ...what you want to expand... 86 */ 87 88#define XCHAL_NCP_SA_NUM 7 89#define XCHAL_NCP_SA_LIST(s) \ 90 XCHAL_SA_REG(s,1,0,0,1, acclo, 4, 4, 4,0x0210, sr,16 , 32,0,0,0) \ 91 XCHAL_SA_REG(s,1,0,0,1, acchi, 4, 4, 4,0x0211, sr,17 , 8,0,0,0) \ 92 XCHAL_SA_REG(s,0,0,0,1, scompare1, 4, 4, 4,0x020C, sr,12 , 32,0,0,0) \ 93 XCHAL_SA_REG(s,0,0,0,1, m0, 4, 4, 4,0x0220, sr,32 , 32,0,0,0) \ 94 XCHAL_SA_REG(s,0,0,0,1, m1, 4, 4, 4,0x0221, sr,33 , 32,0,0,0) \ 95 XCHAL_SA_REG(s,0,0,0,1, m2, 4, 4, 4,0x0222, sr,34 , 32,0,0,0) \ 96 XCHAL_SA_REG(s,0,0,0,1, m3, 4, 4, 4,0x0223, sr,35 , 32,0,0,0) 97 98#define XCHAL_CP0_SA_NUM 0 99#define XCHAL_CP0_SA_LIST(s) /* empty */ 100 101#define XCHAL_CP1_SA_NUM 0 102#define XCHAL_CP1_SA_LIST(s) /* empty */ 103 104#define XCHAL_CP2_SA_NUM 0 105#define XCHAL_CP2_SA_LIST(s) /* empty */ 106 107#define XCHAL_CP3_SA_NUM 0 108#define XCHAL_CP3_SA_LIST(s) /* empty */ 109 110#define XCHAL_CP4_SA_NUM 0 111#define XCHAL_CP4_SA_LIST(s) /* empty */ 112 113#define XCHAL_CP5_SA_NUM 0 114#define XCHAL_CP5_SA_LIST(s) /* empty */ 115 116#define XCHAL_CP6_SA_NUM 0 117#define XCHAL_CP6_SA_LIST(s) /* empty */ 118 119#define XCHAL_CP7_SA_NUM 0 120#define XCHAL_CP7_SA_LIST(s) /* empty */ 121 122/* Byte length of instruction from its first nibble (op0 field), per FLIX. */ 123#define XCHAL_OP0_FORMAT_LENGTHS 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3 124/* Byte length of instruction from its first byte, per FLIX. */ 125#define XCHAL_BYTE0_FORMAT_LENGTHS \ 126 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3, 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,\ 127 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3, 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,\ 128 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3, 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,\ 129 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3, 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,\ 130 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3, 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,\ 131 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3, 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,\ 132 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3, 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3,\ 133 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3, 3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3 134 135#endif /*_XTENSA_CORE_TIE_H*/ 136 137