if_ipw.c revision 148936
1215976Sjmallett/* $FreeBSD: head/sys/dev/ipw/if_ipw.c 148936 2005-08-10 16:22:30Z sam $ */ 2232812Sjmallett 3215976Sjmallett/*- 4215976Sjmallett * Copyright (c) 2004, 2005 5215976Sjmallett * Damien Bergamini <damien.bergamini@free.fr>. All rights reserved. 6215976Sjmallett * 7215976Sjmallett * Redistribution and use in source and binary forms, with or without 8215976Sjmallett * modification, are permitted provided that the following conditions 9215976Sjmallett * are met: 10215976Sjmallett * 1. Redistributions of source code must retain the above copyright 11215976Sjmallett * notice unmodified, this list of conditions, and the following 12215976Sjmallett * disclaimer. 13215976Sjmallett * 2. Redistributions in binary form must reproduce the above copyright 14215976Sjmallett * notice, this list of conditions and the following disclaimer in the 15215976Sjmallett * documentation and/or other materials provided with the distribution. 16215976Sjmallett * 17215976Sjmallett * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 18232812Sjmallett * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 19215976Sjmallett * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 20215976Sjmallett * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 21215976Sjmallett * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 22215976Sjmallett * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 23215976Sjmallett * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 24215976Sjmallett * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 25215976Sjmallett * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 26215976Sjmallett * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 27215976Sjmallett * SUCH DAMAGE. 28215976Sjmallett */ 29232812Sjmallett 30215976Sjmallett#include <sys/cdefs.h> 31215976Sjmallett__FBSDID("$FreeBSD: head/sys/dev/ipw/if_ipw.c 148936 2005-08-10 16:22:30Z sam $"); 32215976Sjmallett 33215976Sjmallett/*- 34215976Sjmallett * Intel(R) PRO/Wireless 2100 MiniPCI driver 35215976Sjmallett * http://www.intel.com/network/connectivity/products/wireless/prowireless_mobile.htm 36215976Sjmallett */ 37215976Sjmallett 38215976Sjmallett#include <sys/param.h> 39215976Sjmallett#include <sys/sysctl.h> 40215976Sjmallett#include <sys/sockio.h> 41215976Sjmallett#include <sys/mbuf.h> 42215976Sjmallett#include <sys/kernel.h> 43215976Sjmallett#include <sys/socket.h> 44215976Sjmallett#include <sys/systm.h> 45232812Sjmallett#include <sys/malloc.h> 46232812Sjmallett#include <sys/module.h> 47232812Sjmallett#include <sys/bus.h> 48215976Sjmallett#include <sys/endian.h> 49215976Sjmallett 50215976Sjmallett#include <machine/bus.h> 51215976Sjmallett#include <machine/resource.h> 52215976Sjmallett#include <machine/clock.h> 53215976Sjmallett#include <sys/rman.h> 54215976Sjmallett 55215976Sjmallett#include <dev/pci/pcireg.h> 56215976Sjmallett#include <dev/pci/pcivar.h> 57215976Sjmallett 58215976Sjmallett#include <net/bpf.h> 59215976Sjmallett#include <net/if.h> 60215976Sjmallett#include <net/if_arp.h> 61215976Sjmallett#include <net/ethernet.h> 62215976Sjmallett#include <net/if_dl.h> 63215976Sjmallett#include <net/if_media.h> 64215976Sjmallett#include <net/if_types.h> 65215976Sjmallett 66215976Sjmallett#include <netinet/in.h> 67215976Sjmallett#include <netinet/in_systm.h> 68215976Sjmallett#include <netinet/in_var.h> 69215976Sjmallett#include <netinet/ip.h> 70215976Sjmallett#include <netinet/if_ether.h> 71215976Sjmallett 72215976Sjmallett#include <net80211/ieee80211_var.h> 73215976Sjmallett#include <net80211/ieee80211_radiotap.h> 74215976Sjmallett 75215976Sjmallett#include <dev/ipw/if_ipwreg.h> 76215976Sjmallett#include <dev/ipw/if_ipwvar.h> 77215976Sjmallett 78215976Sjmallett#ifdef IPW_DEBUG 79215976Sjmallett#define DPRINTF(x) do { if (ipw_debug > 0) printf x; } while (0) 80215976Sjmallett#define DPRINTFN(n, x) do { if (ipw_debug >= (n)) printf x; } while (0) 81215976Sjmallettint ipw_debug = 0; 82215976SjmallettSYSCTL_INT(_debug, OID_AUTO, ipw, CTLFLAG_RW, &ipw_debug, 0, "ipw debug level"); 83215976Sjmallett#else 84215976Sjmallett#define DPRINTF(x) 85215976Sjmallett#define DPRINTFN(n, x) 86215976Sjmallett#endif 87215976Sjmallett 88215976SjmallettMODULE_DEPEND(ipw, pci, 1, 1, 1); 89215976SjmallettMODULE_DEPEND(ipw, wlan, 1, 1, 1); 90215976Sjmallett 91215976Sjmallettstruct ipw_ident { 92215976Sjmallett uint16_t vendor; 93215976Sjmallett uint16_t device; 94215976Sjmallett const char *name; 95215976Sjmallett}; 96215976Sjmallett 97215976Sjmallettstatic const struct ipw_ident ipw_ident_table[] = { 98215976Sjmallett { 0x8086, 0x1043, "Intel(R) PRO/Wireless 2100 MiniPCI" }, 99215976Sjmallett 100215976Sjmallett { 0, 0, NULL } 101215976Sjmallett}; 102215976Sjmallett 103215976Sjmallettstatic int ipw_dma_alloc(struct ipw_softc *); 104215976Sjmallettstatic void ipw_release(struct ipw_softc *); 105215976Sjmallettstatic int ipw_media_change(struct ifnet *); 106215976Sjmallettstatic void ipw_media_status(struct ifnet *, struct ifmediareq *); 107215976Sjmallettstatic int ipw_newstate(struct ieee80211com *, enum ieee80211_state, int); 108215976Sjmallettstatic uint16_t ipw_read_prom_word(struct ipw_softc *, uint8_t); 109215976Sjmallettstatic void ipw_command_intr(struct ipw_softc *, struct ipw_soft_buf *); 110215976Sjmallettstatic void ipw_newstate_intr(struct ipw_softc *, struct ipw_soft_buf *); 111215976Sjmallettstatic void ipw_data_intr(struct ipw_softc *, struct ipw_status *, 112215976Sjmallett struct ipw_soft_bd *, struct ipw_soft_buf *); 113215976Sjmallettstatic void ipw_rx_intr(struct ipw_softc *); 114215976Sjmallettstatic void ipw_release_sbd(struct ipw_softc *, struct ipw_soft_bd *); 115215976Sjmallettstatic void ipw_tx_intr(struct ipw_softc *); 116215976Sjmallettstatic void ipw_intr(void *); 117215976Sjmallettstatic void ipw_dma_map_addr(void *, bus_dma_segment_t *, int, int); 118232812Sjmallettstatic int ipw_cmd(struct ipw_softc *, uint32_t, void *, uint32_t); 119215976Sjmallettstatic int ipw_tx_start(struct ifnet *, struct mbuf *, 120215976Sjmallett struct ieee80211_node *); 121215976Sjmallettstatic void ipw_start(struct ifnet *); 122215976Sjmallettstatic void ipw_watchdog(struct ifnet *); 123215976Sjmallettstatic int ipw_ioctl(struct ifnet *, u_long, caddr_t); 124215976Sjmallettstatic void ipw_stop_master(struct ipw_softc *); 125232812Sjmallettstatic int ipw_reset(struct ipw_softc *); 126215976Sjmallettstatic int ipw_load_ucode(struct ipw_softc *, u_char *, int); 127215976Sjmallettstatic int ipw_load_firmware(struct ipw_softc *, u_char *, int); 128232812Sjmallettstatic int ipw_cache_firmware(struct ipw_softc *, void *); 129215976Sjmallettstatic void ipw_free_firmware(struct ipw_softc *); 130232812Sjmallettstatic int ipw_config(struct ipw_softc *); 131215976Sjmallettstatic void ipw_init(void *); 132215976Sjmallettstatic void ipw_stop(void *); 133232812Sjmallett#ifdef IPW_DEBUG 134232812Sjmallettstatic int ipw_sysctl_stats(SYSCTL_HANDLER_ARGS); 135215976Sjmallett#endif 136215976Sjmallettstatic int ipw_sysctl_radio(SYSCTL_HANDLER_ARGS); 137215976Sjmallettstatic uint32_t ipw_read_table1(struct ipw_softc *, uint32_t); 138215976Sjmallettstatic void ipw_write_table1(struct ipw_softc *, uint32_t, uint32_t); 139215976Sjmallettstatic int ipw_read_table2(struct ipw_softc *, uint32_t, void *, 140215976Sjmallett uint32_t *); 141232812Sjmallettstatic void ipw_read_mem_1(struct ipw_softc *, bus_size_t, uint8_t *, 142232812Sjmallett bus_size_t); 143232812Sjmallettstatic void ipw_write_mem_1(struct ipw_softc *, bus_size_t, uint8_t *, 144232812Sjmallett bus_size_t); 145232812Sjmallett 146232812Sjmallettstatic int ipw_probe(device_t); 147232812Sjmallettstatic int ipw_attach(device_t); 148232812Sjmallettstatic int ipw_detach(device_t); 149232812Sjmallettstatic int ipw_shutdown(device_t); 150232812Sjmallettstatic int ipw_suspend(device_t); 151232812Sjmallettstatic int ipw_resume(device_t); 152232812Sjmallett 153232812Sjmallettstatic device_method_t ipw_methods[] = { 154232812Sjmallett /* Device interface */ 155232812Sjmallett DEVMETHOD(device_probe, ipw_probe), 156232812Sjmallett DEVMETHOD(device_attach, ipw_attach), 157232812Sjmallett DEVMETHOD(device_detach, ipw_detach), 158232812Sjmallett DEVMETHOD(device_shutdown, ipw_shutdown), 159232812Sjmallett DEVMETHOD(device_suspend, ipw_suspend), 160232812Sjmallett DEVMETHOD(device_resume, ipw_resume), 161232812Sjmallett 162232812Sjmallett { 0, 0 } 163232812Sjmallett}; 164232812Sjmallett 165232812Sjmallettstatic driver_t ipw_driver = { 166232812Sjmallett "ipw", 167232812Sjmallett ipw_methods, 168232812Sjmallett sizeof (struct ipw_softc) 169232812Sjmallett}; 170232812Sjmallett 171232812Sjmallettstatic devclass_t ipw_devclass; 172232812Sjmallett 173232812SjmallettDRIVER_MODULE(ipw, pci, ipw_driver, ipw_devclass, 0, 0); 174232812Sjmallett 175232812Sjmallett/* 176232812Sjmallett * Supported rates for 802.11b mode (in 500Kbps unit). 177232812Sjmallett */ 178232812Sjmallettstatic const struct ieee80211_rateset ipw_rateset_11b = 179232812Sjmallett { 4, { 2, 4, 11, 22 } }; 180232812Sjmallett 181232812Sjmallettstatic __inline uint8_t 182232812SjmallettMEM_READ_1(struct ipw_softc *sc, uint32_t addr) 183232812Sjmallett{ 184232812Sjmallett CSR_WRITE_4(sc, IPW_CSR_INDIRECT_ADDR, addr); 185232812Sjmallett return CSR_READ_1(sc, IPW_CSR_INDIRECT_DATA); 186232812Sjmallett} 187232812Sjmallett 188232812Sjmallettstatic __inline uint32_t 189232812SjmallettMEM_READ_4(struct ipw_softc *sc, uint32_t addr) 190232812Sjmallett{ 191232812Sjmallett CSR_WRITE_4(sc, IPW_CSR_INDIRECT_ADDR, addr); 192215976Sjmallett return CSR_READ_4(sc, IPW_CSR_INDIRECT_DATA); 193215976Sjmallett} 194215976Sjmallett 195232812Sjmallettstatic int 196215976Sjmallettipw_probe(device_t dev) 197215976Sjmallett{ 198215976Sjmallett const struct ipw_ident *ident; 199215976Sjmallett 200215976Sjmallett for (ident = ipw_ident_table; ident->name != NULL; ident++) { 201215976Sjmallett if (pci_get_vendor(dev) == ident->vendor && 202215976Sjmallett pci_get_device(dev) == ident->device) { 203215976Sjmallett device_set_desc(dev, ident->name); 204215976Sjmallett return 0; 205215976Sjmallett } 206215976Sjmallett } 207232812Sjmallett return ENXIO; 208215976Sjmallett} 209215976Sjmallett 210215976Sjmallett/* Base Address Register */ 211215976Sjmallett#define IPW_PCI_BAR0 0x10 212215976Sjmallett 213232812Sjmallettstatic int 214215976Sjmallettipw_attach(device_t dev) 215215976Sjmallett{ 216215976Sjmallett struct ipw_softc *sc = device_get_softc(dev); 217215976Sjmallett struct ifnet *ifp; 218215976Sjmallett struct ieee80211com *ic = &sc->sc_ic; 219215976Sjmallett uint16_t val; 220215976Sjmallett int error, i; 221215976Sjmallett 222215976Sjmallett sc->sc_dev = dev; 223215976Sjmallett 224215976Sjmallett mtx_init(&sc->sc_mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK, 225215976Sjmallett MTX_DEF | MTX_RECURSE); 226215976Sjmallett 227215976Sjmallett if (pci_get_powerstate(dev) != PCI_POWERSTATE_D0) { 228215976Sjmallett device_printf(dev, "chip is in D%d power mode " 229215976Sjmallett "-- setting to D0\n", pci_get_powerstate(dev)); 230215976Sjmallett pci_set_powerstate(dev, PCI_POWERSTATE_D0); 231215976Sjmallett } 232215976Sjmallett 233215976Sjmallett pci_write_config(dev, 0x41, 0, 1); 234215976Sjmallett 235215976Sjmallett /* enable bus-mastering */ 236215976Sjmallett pci_enable_busmaster(dev); 237215976Sjmallett 238215976Sjmallett sc->mem_rid = IPW_PCI_BAR0; 239215976Sjmallett sc->mem = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &sc->mem_rid, 240215976Sjmallett RF_ACTIVE); 241215976Sjmallett if (sc->mem == NULL) { 242215976Sjmallett device_printf(dev, "could not allocate memory resource\n"); 243215976Sjmallett goto fail; 244215976Sjmallett } 245215976Sjmallett 246215976Sjmallett sc->sc_st = rman_get_bustag(sc->mem); 247215976Sjmallett sc->sc_sh = rman_get_bushandle(sc->mem); 248215976Sjmallett 249215976Sjmallett sc->irq_rid = 0; 250215976Sjmallett sc->irq = bus_alloc_resource_any(dev, SYS_RES_IRQ, &sc->irq_rid, 251232812Sjmallett RF_ACTIVE | RF_SHAREABLE); 252232812Sjmallett if (sc->irq == NULL) { 253232812Sjmallett device_printf(dev, "could not allocate interrupt resource\n"); 254232812Sjmallett goto fail; 255232812Sjmallett } 256232812Sjmallett 257232812Sjmallett if (ipw_reset(sc) != 0) { 258232812Sjmallett device_printf(dev, "could not reset adapter\n"); 259232812Sjmallett goto fail; 260232812Sjmallett } 261232812Sjmallett 262215976Sjmallett if (ipw_dma_alloc(sc) != 0) { 263215976Sjmallett device_printf(dev, "could not allocate DMA resources\n"); 264215976Sjmallett goto fail; 265232812Sjmallett } 266215976Sjmallett 267215976Sjmallett ifp = sc->sc_ifp = if_alloc(IFT_ETHER); 268215976Sjmallett if (ifp == NULL) { 269232812Sjmallett device_printf(dev, "can not if_alloc()\n"); 270232812Sjmallett goto fail; 271232812Sjmallett } 272215976Sjmallett 273232812Sjmallett ifp->if_softc = sc; 274215976Sjmallett if_initname(ifp, device_get_name(dev), device_get_unit(dev)); 275215976Sjmallett ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST; 276215976Sjmallett ifp->if_init = ipw_init; 277215976Sjmallett ifp->if_ioctl = ipw_ioctl; 278215976Sjmallett ifp->if_start = ipw_start; 279215976Sjmallett ifp->if_watchdog = ipw_watchdog; 280215976Sjmallett IFQ_SET_MAXLEN(&ifp->if_snd, IFQ_MAXLEN); 281215976Sjmallett ifp->if_snd.ifq_drv_maxlen = IFQ_MAXLEN; 282215976Sjmallett IFQ_SET_READY(&ifp->if_snd); 283215976Sjmallett 284215976Sjmallett ic->ic_ifp = ifp; 285215976Sjmallett ic->ic_phytype = IEEE80211_T_DS; 286215976Sjmallett ic->ic_opmode = IEEE80211_M_STA; 287215976Sjmallett ic->ic_state = IEEE80211_S_INIT; 288215976Sjmallett 289215976Sjmallett /* set device capabilities */ 290215976Sjmallett ic->ic_caps = IEEE80211_C_SHPREAMBLE | IEEE80211_C_TXPMGT | 291215976Sjmallett IEEE80211_C_PMGT | IEEE80211_C_IBSS | IEEE80211_C_MONITOR | 292215976Sjmallett IEEE80211_C_WPA; 293232812Sjmallett 294215976Sjmallett /* read MAC address from EEPROM */ 295215976Sjmallett val = ipw_read_prom_word(sc, IPW_EEPROM_MAC + 0); 296215976Sjmallett ic->ic_myaddr[0] = val >> 8; 297215976Sjmallett ic->ic_myaddr[1] = val & 0xff; 298215976Sjmallett val = ipw_read_prom_word(sc, IPW_EEPROM_MAC + 1); 299215976Sjmallett ic->ic_myaddr[2] = val >> 8; 300215976Sjmallett ic->ic_myaddr[3] = val & 0xff; 301215976Sjmallett val = ipw_read_prom_word(sc, IPW_EEPROM_MAC + 2); 302215976Sjmallett ic->ic_myaddr[4] = val >> 8; 303215976Sjmallett ic->ic_myaddr[5] = val & 0xff; 304215976Sjmallett 305215976Sjmallett /* set supported .11b rates */ 306215976Sjmallett ic->ic_sup_rates[IEEE80211_MODE_11B] = ipw_rateset_11b; 307215976Sjmallett 308215976Sjmallett /* set supported .11b channels (read from EEPROM) */ 309215976Sjmallett if ((val = ipw_read_prom_word(sc, IPW_EEPROM_CHANNEL_LIST)) == 0) 310215976Sjmallett val = 0x7ff; /* default to channels 1-11 */ 311215976Sjmallett val <<= 1; 312215976Sjmallett for (i = 1; i < 16; i++) { 313215976Sjmallett if (val & (1 << i)) { 314215976Sjmallett ic->ic_channels[i].ic_freq = 315215976Sjmallett ieee80211_ieee2mhz(i, IEEE80211_CHAN_B); 316215976Sjmallett ic->ic_channels[i].ic_flags = IEEE80211_CHAN_B; 317215976Sjmallett } 318215976Sjmallett } 319215976Sjmallett 320215976Sjmallett /* check support for radio transmitter switch in EEPROM */ 321215976Sjmallett if (!(ipw_read_prom_word(sc, IPW_EEPROM_RADIO) & 8)) 322215976Sjmallett sc->flags |= IPW_FLAG_HAS_RADIO_SWITCH; 323232812Sjmallett 324215976Sjmallett ieee80211_ifattach(ic); 325232812Sjmallett /* override state transition machine */ 326215976Sjmallett sc->sc_newstate = ic->ic_newstate; 327215976Sjmallett ic->ic_newstate = ipw_newstate; 328215976Sjmallett ieee80211_media_init(ic, ipw_media_change, ipw_media_status); 329215976Sjmallett 330215976Sjmallett bpfattach2(ifp, DLT_IEEE802_11_RADIO, 331215976Sjmallett sizeof (struct ieee80211_frame) + 64, &sc->sc_drvbpf); 332215976Sjmallett 333215976Sjmallett sc->sc_rxtap_len = sizeof sc->sc_rxtapu; 334215976Sjmallett sc->sc_rxtap.wr_ihdr.it_len = htole16(sc->sc_rxtap_len); 335215976Sjmallett sc->sc_rxtap.wr_ihdr.it_present = htole32(IPW_RX_RADIOTAP_PRESENT); 336215976Sjmallett 337215976Sjmallett sc->sc_txtap_len = sizeof sc->sc_txtapu; 338215976Sjmallett sc->sc_txtap.wt_ihdr.it_len = htole16(sc->sc_txtap_len); 339215976Sjmallett sc->sc_txtap.wt_ihdr.it_present = htole32(IPW_TX_RADIOTAP_PRESENT); 340215976Sjmallett 341215976Sjmallett /* 342215976Sjmallett * Add a few sysctl knobs. 343232812Sjmallett */ 344232812Sjmallett sc->dwelltime = 100; 345215976Sjmallett 346215976Sjmallett SYSCTL_ADD_PROC(device_get_sysctl_ctx(dev), 347215976Sjmallett SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), OID_AUTO, "radio", 348215976Sjmallett CTLTYPE_INT | CTLFLAG_RD, sc, 0, ipw_sysctl_radio, "I", 349215976Sjmallett "radio transmitter switch state (0=off, 1=on)"); 350215976Sjmallett 351215976Sjmallett#ifdef IPW_DEBUG 352215976Sjmallett SYSCTL_ADD_PROC(device_get_sysctl_ctx(dev), 353215976Sjmallett SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), OID_AUTO, "stats", 354215976Sjmallett CTLTYPE_OPAQUE | CTLFLAG_RD, sc, 0, ipw_sysctl_stats, "S", 355215976Sjmallett "statistics"); 356215976Sjmallett#endif 357215976Sjmallett 358215976Sjmallett SYSCTL_ADD_INT(device_get_sysctl_ctx(dev), 359215976Sjmallett SYSCTL_CHILDREN(device_get_sysctl_tree(dev)), OID_AUTO, "dwell", 360215976Sjmallett CTLFLAG_RW, &sc->dwelltime, 0, 361215976Sjmallett "channel dwell time (ms) for AP/station scanning"); 362215976Sjmallett 363215976Sjmallett /* 364215976Sjmallett * Hook our interrupt after all initialization is complete. 365215976Sjmallett */ 366215976Sjmallett error = bus_setup_intr(dev, sc->irq, INTR_TYPE_NET | INTR_MPSAFE, 367215976Sjmallett ipw_intr, sc, &sc->sc_ih); 368215976Sjmallett if (error != 0) { 369215976Sjmallett device_printf(dev, "could not set up interrupt\n"); 370232812Sjmallett goto fail; 371215976Sjmallett } 372215976Sjmallett 373215976Sjmallett if (bootverbose) 374215976Sjmallett ieee80211_announce(ic); 375215976Sjmallett 376215976Sjmallett return 0; 377215976Sjmallett 378215976Sjmallettfail: ipw_detach(dev); 379215976Sjmallett return ENXIO; 380215976Sjmallett} 381215976Sjmallett 382215976Sjmallettstatic int 383215976Sjmallettipw_detach(device_t dev) 384215976Sjmallett{ 385215976Sjmallett struct ipw_softc *sc = device_get_softc(dev); 386215976Sjmallett struct ieee80211com *ic = &sc->sc_ic; 387215976Sjmallett struct ifnet *ifp = ic->ic_ifp; 388215976Sjmallett 389215976Sjmallett IPW_LOCK(sc); 390215976Sjmallett 391215976Sjmallett ipw_stop(sc); 392215976Sjmallett ipw_free_firmware(sc); 393215976Sjmallett 394215976Sjmallett IPW_UNLOCK(sc); 395232812Sjmallett 396232812Sjmallett if (ifp != NULL) { 397232812Sjmallett bpfdetach(ifp); 398232812Sjmallett ieee80211_ifdetach(ic); 399232812Sjmallett if_free(ifp); 400232812Sjmallett } 401232812Sjmallett 402232812Sjmallett ipw_release(sc); 403215976Sjmallett 404232812Sjmallett if (sc->irq != NULL) { 405215976Sjmallett bus_teardown_intr(dev, sc->irq, sc->sc_ih); 406232812Sjmallett bus_release_resource(dev, SYS_RES_IRQ, sc->irq_rid, sc->irq); 407232812Sjmallett } 408232812Sjmallett 409232812Sjmallett if (sc->mem != NULL) 410232812Sjmallett bus_release_resource(dev, SYS_RES_MEMORY, sc->mem_rid, sc->mem); 411232812Sjmallett 412232812Sjmallett mtx_destroy(&sc->sc_mtx); 413232812Sjmallett 414232812Sjmallett return 0; 415232812Sjmallett} 416232812Sjmallett 417232812Sjmallettstatic int 418232812Sjmallettipw_dma_alloc(struct ipw_softc *sc) 419232812Sjmallett{ 420232812Sjmallett struct ipw_soft_bd *sbd; 421232812Sjmallett struct ipw_soft_hdr *shdr; 422232812Sjmallett struct ipw_soft_buf *sbuf; 423215976Sjmallett bus_addr_t physaddr; 424215976Sjmallett int error, i; 425215976Sjmallett 426215976Sjmallett /* 427215976Sjmallett * Allocate and map tx ring. 428215976Sjmallett */ 429215976Sjmallett error = bus_dma_tag_create(NULL, 4, 0, BUS_SPACE_MAXADDR_32BIT, 430215976Sjmallett BUS_SPACE_MAXADDR, NULL, NULL, IPW_TBD_SZ, 1, IPW_TBD_SZ, 0, NULL, 431215976Sjmallett NULL, &sc->tbd_dmat); 432215976Sjmallett if (error != 0) { 433232812Sjmallett device_printf(sc->sc_dev, "could not create tx ring DMA tag\n"); 434215976Sjmallett goto fail; 435232812Sjmallett } 436232812Sjmallett 437232812Sjmallett error = bus_dmamem_alloc(sc->tbd_dmat, (void **)&sc->tbd_list, 438232812Sjmallett BUS_DMA_NOWAIT | BUS_DMA_ZERO, &sc->tbd_map); 439232812Sjmallett if (error != 0) { 440232812Sjmallett device_printf(sc->sc_dev, 441232812Sjmallett "could not allocate tx ring DMA memory\n"); 442232812Sjmallett goto fail; 443232812Sjmallett } 444232812Sjmallett 445232812Sjmallett error = bus_dmamap_load(sc->tbd_dmat, sc->tbd_map, sc->tbd_list, 446232812Sjmallett IPW_TBD_SZ, ipw_dma_map_addr, &sc->tbd_phys, 0); 447232812Sjmallett if (error != 0) { 448232812Sjmallett device_printf(sc->sc_dev, "could not map tx ring DMA memory\n"); 449232812Sjmallett goto fail; 450232812Sjmallett } 451232812Sjmallett 452232812Sjmallett /* 453232812Sjmallett * Allocate and map rx ring. 454232812Sjmallett */ 455232812Sjmallett error = bus_dma_tag_create(NULL, 4, 0, BUS_SPACE_MAXADDR_32BIT, 456232812Sjmallett BUS_SPACE_MAXADDR, NULL, NULL, IPW_RBD_SZ, 1, IPW_RBD_SZ, 0, NULL, 457232812Sjmallett NULL, &sc->rbd_dmat); 458232812Sjmallett if (error != 0) { 459232812Sjmallett device_printf(sc->sc_dev, "could not create rx ring DMA tag\n"); 460232812Sjmallett goto fail; 461232812Sjmallett } 462215976Sjmallett 463215976Sjmallett error = bus_dmamem_alloc(sc->rbd_dmat, (void **)&sc->rbd_list, 464232812Sjmallett BUS_DMA_NOWAIT | BUS_DMA_ZERO, &sc->rbd_map); 465232812Sjmallett if (error != 0) { 466232812Sjmallett device_printf(sc->sc_dev, 467232812Sjmallett "could not allocate rx ring DMA memory\n"); 468232812Sjmallett goto fail; 469232812Sjmallett } 470232812Sjmallett 471232812Sjmallett error = bus_dmamap_load(sc->rbd_dmat, sc->rbd_map, sc->rbd_list, 472232812Sjmallett IPW_RBD_SZ, ipw_dma_map_addr, &sc->rbd_phys, 0); 473232812Sjmallett if (error != 0) { 474232812Sjmallett device_printf(sc->sc_dev, "could not map rx ring DMA memory\n"); 475232812Sjmallett goto fail; 476232812Sjmallett } 477232812Sjmallett 478232812Sjmallett /* 479215976Sjmallett * Allocate and map status ring. 480215976Sjmallett */ 481215976Sjmallett error = bus_dma_tag_create(NULL, 4, 0, BUS_SPACE_MAXADDR_32BIT, 482215976Sjmallett BUS_SPACE_MAXADDR, NULL, NULL, IPW_STATUS_SZ, 1, IPW_STATUS_SZ, 0, 483215976Sjmallett NULL, NULL, &sc->status_dmat); 484215976Sjmallett if (error != 0) { 485215976Sjmallett device_printf(sc->sc_dev, 486215976Sjmallett "could not create status ring DMA tag\n"); 487215976Sjmallett goto fail; 488215976Sjmallett } 489215976Sjmallett 490215976Sjmallett error = bus_dmamem_alloc(sc->status_dmat, (void **)&sc->status_list, 491215976Sjmallett BUS_DMA_NOWAIT | BUS_DMA_ZERO, &sc->status_map); 492215976Sjmallett if (error != 0) { 493215976Sjmallett device_printf(sc->sc_dev, 494215976Sjmallett "could not allocate status ring DMA memory\n"); 495215976Sjmallett goto fail; 496215976Sjmallett } 497215976Sjmallett 498215976Sjmallett error = bus_dmamap_load(sc->status_dmat, sc->status_map, 499215976Sjmallett sc->status_list, IPW_STATUS_SZ, ipw_dma_map_addr, &sc->status_phys, 500215976Sjmallett 0); 501215976Sjmallett if (error != 0) { 502215976Sjmallett device_printf(sc->sc_dev, 503215976Sjmallett "could not map status ring DMA memory\n"); 504215976Sjmallett goto fail; 505215976Sjmallett } 506215976Sjmallett 507215976Sjmallett /* 508215976Sjmallett * Allocate command DMA map. 509215976Sjmallett */ 510215976Sjmallett error = bus_dma_tag_create(NULL, 1, 0, BUS_SPACE_MAXADDR_32BIT, 511215976Sjmallett BUS_SPACE_MAXADDR, NULL, NULL, sizeof (struct ipw_cmd), 1, 512215976Sjmallett sizeof (struct ipw_cmd), 0, NULL, NULL, &sc->cmd_dmat); 513215976Sjmallett if (error != 0) { 514215976Sjmallett device_printf(sc->sc_dev, "could not create command DMA tag\n"); 515215976Sjmallett goto fail; 516215976Sjmallett } 517215976Sjmallett 518215976Sjmallett error = bus_dmamap_create(sc->cmd_dmat, 0, &sc->cmd_map); 519215976Sjmallett if (error != 0) { 520215976Sjmallett device_printf(sc->sc_dev, 521215976Sjmallett "could not create command DMA map\n"); 522215976Sjmallett goto fail; 523215976Sjmallett } 524215976Sjmallett 525215976Sjmallett /* 526215976Sjmallett * Allocate headers DMA maps. 527215976Sjmallett */ 528215976Sjmallett error = bus_dma_tag_create(NULL, 1, 0, BUS_SPACE_MAXADDR_32BIT, 529215976Sjmallett BUS_SPACE_MAXADDR, NULL, NULL, sizeof (struct ipw_hdr), 1, 530215976Sjmallett sizeof (struct ipw_hdr), 0, NULL, NULL, &sc->hdr_dmat); 531215976Sjmallett if (error != 0) { 532215976Sjmallett device_printf(sc->sc_dev, "could not create header DMA tag\n"); 533215976Sjmallett goto fail; 534215976Sjmallett } 535215976Sjmallett 536215976Sjmallett SLIST_INIT(&sc->free_shdr); 537215976Sjmallett for (i = 0; i < IPW_NDATA; i++) { 538215976Sjmallett shdr = &sc->shdr_list[i]; 539215976Sjmallett error = bus_dmamap_create(sc->hdr_dmat, 0, &shdr->map); 540215976Sjmallett if (error != 0) { 541215976Sjmallett device_printf(sc->sc_dev, 542215976Sjmallett "could not create header DMA map\n"); 543215976Sjmallett goto fail; 544215976Sjmallett } 545215976Sjmallett SLIST_INSERT_HEAD(&sc->free_shdr, shdr, next); 546232812Sjmallett } 547232812Sjmallett 548232812Sjmallett /* 549232812Sjmallett * Allocate tx buffers DMA maps. 550232812Sjmallett */ 551232812Sjmallett error = bus_dma_tag_create(NULL, 1, 0, BUS_SPACE_MAXADDR_32BIT, 552232812Sjmallett BUS_SPACE_MAXADDR, NULL, NULL, MCLBYTES, IPW_MAX_NSEG, MCLBYTES, 0, 553232812Sjmallett NULL, NULL, &sc->txbuf_dmat); 554215976Sjmallett if (error != 0) { 555232812Sjmallett device_printf(sc->sc_dev, "could not create tx DMA tag\n"); 556232812Sjmallett goto fail; 557232812Sjmallett } 558232812Sjmallett 559232812Sjmallett SLIST_INIT(&sc->free_sbuf); 560232812Sjmallett for (i = 0; i < IPW_NDATA; i++) { 561232812Sjmallett sbuf = &sc->tx_sbuf_list[i]; 562215976Sjmallett error = bus_dmamap_create(sc->txbuf_dmat, 0, &sbuf->map); 563215976Sjmallett if (error != 0) { 564215976Sjmallett device_printf(sc->sc_dev, 565232812Sjmallett "could not create tx DMA map\n"); 566232812Sjmallett goto fail; 567232812Sjmallett } 568232812Sjmallett SLIST_INSERT_HEAD(&sc->free_sbuf, sbuf, next); 569232812Sjmallett } 570232812Sjmallett 571232812Sjmallett /* 572232812Sjmallett * Initialize tx ring. 573232812Sjmallett */ 574232812Sjmallett for (i = 0; i < IPW_NTBD; i++) { 575232812Sjmallett sbd = &sc->stbd_list[i]; 576232812Sjmallett sbd->bd = &sc->tbd_list[i]; 577232812Sjmallett sbd->type = IPW_SBD_TYPE_NOASSOC; 578232812Sjmallett } 579232812Sjmallett 580232812Sjmallett /* 581232812Sjmallett * Pre-allocate rx buffers and DMA maps. 582232812Sjmallett */ 583232812Sjmallett error = bus_dma_tag_create(NULL, 1, 0, BUS_SPACE_MAXADDR_32BIT, 584232812Sjmallett BUS_SPACE_MAXADDR, NULL, NULL, MCLBYTES, 1, MCLBYTES, 0, NULL, 585232812Sjmallett NULL, &sc->rxbuf_dmat); 586232812Sjmallett if (error != 0) { 587232812Sjmallett device_printf(sc->sc_dev, "could not create rx DMA tag\n"); 588232812Sjmallett goto fail; 589232812Sjmallett } 590232812Sjmallett 591232812Sjmallett for (i = 0; i < IPW_NRBD; i++) { 592232812Sjmallett sbd = &sc->srbd_list[i]; 593232812Sjmallett sbuf = &sc->rx_sbuf_list[i]; 594215976Sjmallett sbd->bd = &sc->rbd_list[i]; 595215976Sjmallett 596215976Sjmallett sbuf->m = m_getcl(M_DONTWAIT, MT_DATA, M_PKTHDR); 597232812Sjmallett if (sbuf->m == NULL) { 598215976Sjmallett device_printf(sc->sc_dev, 599215976Sjmallett "could not allocate rx mbuf\n"); 600215976Sjmallett error = ENOMEM; 601215976Sjmallett goto fail; 602215976Sjmallett } 603215976Sjmallett 604215976Sjmallett error = bus_dmamap_create(sc->rxbuf_dmat, 0, &sbuf->map); 605215976Sjmallett if (error != 0) { 606215976Sjmallett device_printf(sc->sc_dev, 607215976Sjmallett "could not create rx DMA map\n"); 608215976Sjmallett goto fail; 609215976Sjmallett } 610215976Sjmallett 611215976Sjmallett error = bus_dmamap_load(sc->rxbuf_dmat, sbuf->map, 612215976Sjmallett mtod(sbuf->m, void *), MCLBYTES, ipw_dma_map_addr, 613232812Sjmallett &physaddr, 0); 614215976Sjmallett if (error != 0) { 615215976Sjmallett device_printf(sc->sc_dev, 616215976Sjmallett "could not map rx DMA memory\n"); 617215976Sjmallett goto fail; 618215976Sjmallett } 619215976Sjmallett 620215976Sjmallett sbd->type = IPW_SBD_TYPE_DATA; 621215976Sjmallett sbd->priv = sbuf; 622215976Sjmallett sbd->bd->physaddr = htole32(physaddr); 623215976Sjmallett sbd->bd->len = htole32(MCLBYTES); 624215976Sjmallett } 625215976Sjmallett 626215976Sjmallett bus_dmamap_sync(sc->rbd_dmat, sc->rbd_map, BUS_DMASYNC_PREWRITE); 627215976Sjmallett 628215976Sjmallett return 0; 629215976Sjmallett 630215976Sjmallettfail: ipw_release(sc); 631215976Sjmallett return error; 632232812Sjmallett} 633232812Sjmallett 634232812Sjmallettstatic void 635232812Sjmallettipw_release(struct ipw_softc *sc) 636232812Sjmallett{ 637215976Sjmallett struct ipw_soft_buf *sbuf; 638232812Sjmallett int i; 639232812Sjmallett 640232812Sjmallett if (sc->tbd_dmat != NULL) { 641215976Sjmallett if (sc->stbd_list != NULL) { 642215976Sjmallett bus_dmamap_unload(sc->tbd_dmat, sc->tbd_map); 643232812Sjmallett bus_dmamem_free(sc->tbd_dmat, sc->tbd_list, 644232812Sjmallett sc->tbd_map); 645232812Sjmallett } 646215976Sjmallett bus_dma_tag_destroy(sc->tbd_dmat); 647215976Sjmallett } 648215976Sjmallett 649215976Sjmallett if (sc->rbd_dmat != NULL) { 650215976Sjmallett if (sc->rbd_list != NULL) { 651215976Sjmallett bus_dmamap_unload(sc->rbd_dmat, sc->rbd_map); 652215976Sjmallett bus_dmamem_free(sc->rbd_dmat, sc->rbd_list, 653215976Sjmallett sc->rbd_map); 654215976Sjmallett } 655215976Sjmallett bus_dma_tag_destroy(sc->rbd_dmat); 656215976Sjmallett } 657232812Sjmallett 658215976Sjmallett if (sc->status_dmat != NULL) { 659215976Sjmallett if (sc->status_list != NULL) { 660215976Sjmallett bus_dmamap_unload(sc->status_dmat, sc->status_map); 661215976Sjmallett bus_dmamem_free(sc->status_dmat, sc->status_list, 662215976Sjmallett sc->status_map); 663215976Sjmallett } 664215976Sjmallett bus_dma_tag_destroy(sc->status_dmat); 665215976Sjmallett } 666215976Sjmallett 667215976Sjmallett for (i = 0; i < IPW_NTBD; i++) 668215976Sjmallett ipw_release_sbd(sc, &sc->stbd_list[i]); 669215976Sjmallett 670215976Sjmallett if (sc->cmd_dmat != NULL) { 671215976Sjmallett bus_dmamap_destroy(sc->cmd_dmat, sc->cmd_map); 672232812Sjmallett bus_dma_tag_destroy(sc->cmd_dmat); 673215976Sjmallett } 674215976Sjmallett 675215976Sjmallett if (sc->hdr_dmat != NULL) { 676215976Sjmallett for (i = 0; i < IPW_NDATA; i++) 677215976Sjmallett bus_dmamap_destroy(sc->hdr_dmat, sc->shdr_list[i].map); 678232812Sjmallett bus_dma_tag_destroy(sc->hdr_dmat); 679232812Sjmallett } 680232812Sjmallett 681215976Sjmallett if (sc->txbuf_dmat != NULL) { 682215976Sjmallett for (i = 0; i < IPW_NDATA; i++) { 683215976Sjmallett bus_dmamap_destroy(sc->txbuf_dmat, 684215976Sjmallett sc->tx_sbuf_list[i].map); 685215976Sjmallett } 686215976Sjmallett bus_dma_tag_destroy(sc->txbuf_dmat); 687215976Sjmallett } 688215976Sjmallett 689232812Sjmallett if (sc->rxbuf_dmat != NULL) { 690215976Sjmallett for (i = 0; i < IPW_NRBD; i++) { 691215976Sjmallett sbuf = &sc->rx_sbuf_list[i]; 692232812Sjmallett if (sbuf->m != NULL) { 693215976Sjmallett bus_dmamap_sync(sc->rxbuf_dmat, sbuf->map, 694215976Sjmallett BUS_DMASYNC_POSTREAD); 695215976Sjmallett bus_dmamap_unload(sc->rxbuf_dmat, sbuf->map); 696215976Sjmallett m_freem(sbuf->m); 697215976Sjmallett } 698215976Sjmallett bus_dmamap_destroy(sc->rxbuf_dmat, sbuf->map); 699215976Sjmallett } 700215976Sjmallett bus_dma_tag_destroy(sc->rxbuf_dmat); 701232812Sjmallett } 702215976Sjmallett} 703215976Sjmallett 704215976Sjmallettstatic int 705215976Sjmallettipw_shutdown(device_t dev) 706215976Sjmallett{ 707215976Sjmallett struct ipw_softc *sc = device_get_softc(dev); 708215976Sjmallett 709215976Sjmallett ipw_stop(sc); 710215976Sjmallett 711215976Sjmallett return 0; 712215976Sjmallett} 713215976Sjmallett 714215976Sjmallettstatic int 715215976Sjmallettipw_suspend(device_t dev) 716232812Sjmallett{ 717215976Sjmallett struct ipw_softc *sc = device_get_softc(dev); 718215976Sjmallett 719215976Sjmallett ipw_stop(sc); 720215976Sjmallett 721215976Sjmallett return 0; 722232812Sjmallett} 723215976Sjmallett 724215976Sjmallettstatic int 725215976Sjmallettipw_resume(device_t dev) 726232812Sjmallett{ 727232812Sjmallett struct ipw_softc *sc = device_get_softc(dev); 728232812Sjmallett struct ifnet *ifp = sc->sc_ic.ic_ifp; 729232812Sjmallett 730232812Sjmallett IPW_LOCK(sc); 731232812Sjmallett 732215976Sjmallett pci_write_config(dev, 0x41, 0, 1); 733215976Sjmallett 734215976Sjmallett if (ifp->if_flags & IFF_UP) { 735232812Sjmallett ifp->if_init(ifp->if_softc); 736232812Sjmallett if (ifp->if_drv_flags & IFF_DRV_RUNNING) 737232812Sjmallett ifp->if_start(ifp); 738232812Sjmallett } 739232812Sjmallett 740232812Sjmallett IPW_UNLOCK(sc); 741215976Sjmallett 742215976Sjmallett return 0; 743215976Sjmallett} 744215976Sjmallett 745215976Sjmallettstatic int 746215976Sjmallettipw_media_change(struct ifnet *ifp) 747232812Sjmallett{ 748215976Sjmallett struct ipw_softc *sc = ifp->if_softc; 749232812Sjmallett int error; 750215976Sjmallett 751232812Sjmallett IPW_LOCK(sc); 752232812Sjmallett 753232812Sjmallett error = ieee80211_media_change(ifp); 754232812Sjmallett if (error != ENETRESET) { 755232812Sjmallett IPW_UNLOCK(sc); 756215976Sjmallett return error; 757215976Sjmallett } 758215976Sjmallett 759215976Sjmallett if ((ifp->if_flags & IFF_UP) && (ifp->if_drv_flags & IFF_DRV_RUNNING)) 760215976Sjmallett ipw_init(sc); 761215976Sjmallett 762215976Sjmallett IPW_UNLOCK(sc); 763215976Sjmallett 764232812Sjmallett return 0; 765215976Sjmallett} 766215976Sjmallett 767215976Sjmallett/* 768215976Sjmallett * The firmware automaticly adapt the transmit speed. We report the current 769215976Sjmallett * transmit speed here. 770215976Sjmallett */ 771215976Sjmallettstatic void 772215976Sjmallettipw_media_status(struct ifnet *ifp, struct ifmediareq *imr) 773232812Sjmallett{ 774215976Sjmallett#define N(a) (sizeof (a) / sizeof (a[0])) 775215976Sjmallett struct ipw_softc *sc = ifp->if_softc; 776215976Sjmallett struct ieee80211com *ic = &sc->sc_ic; 777232812Sjmallett static const struct { 778232812Sjmallett uint32_t val; 779232812Sjmallett int rate; 780232812Sjmallett } rates[] = { 781215976Sjmallett { IPW_RATE_DS1, 2 }, 782215976Sjmallett { IPW_RATE_DS2, 4 }, 783215976Sjmallett { IPW_RATE_DS5, 11 }, 784215976Sjmallett { IPW_RATE_DS11, 22 }, 785215976Sjmallett }; 786215976Sjmallett uint32_t val; 787232812Sjmallett int rate, i; 788215976Sjmallett 789215976Sjmallett imr->ifm_status = IFM_AVALID; 790215976Sjmallett imr->ifm_active = IFM_IEEE80211; 791215976Sjmallett if (ic->ic_state == IEEE80211_S_RUN) 792215976Sjmallett imr->ifm_status |= IFM_ACTIVE; 793215976Sjmallett 794215976Sjmallett /* read current transmission rate from adapter */ 795215976Sjmallett val = ipw_read_table1(sc, IPW_INFO_CURRENT_TX_RATE) & 0xf; 796215976Sjmallett 797215976Sjmallett /* convert ipw rate to 802.11 rate */ 798215976Sjmallett for (i = 0; i < N(rates) && rates[i].val != val; i++); 799232812Sjmallett rate = (i < N(rates)) ? rates[i].rate : 0; 800215976Sjmallett 801215976Sjmallett imr->ifm_active |= IFM_IEEE80211_11B; 802215976Sjmallett imr->ifm_active |= ieee80211_rate2media(ic, rate, IEEE80211_MODE_11B); 803215976Sjmallett switch (ic->ic_opmode) { 804215976Sjmallett case IEEE80211_M_STA: 805215976Sjmallett break; 806215976Sjmallett 807232812Sjmallett case IEEE80211_M_IBSS: 808215976Sjmallett imr->ifm_active |= IFM_IEEE80211_IBSS; 809215976Sjmallett break; 810232812Sjmallett 811232812Sjmallett case IEEE80211_M_MONITOR: 812232812Sjmallett imr->ifm_active |= IFM_IEEE80211_MONITOR; 813232812Sjmallett break; 814215976Sjmallett 815215976Sjmallett case IEEE80211_M_AHDEMO: 816215976Sjmallett case IEEE80211_M_HOSTAP: 817215976Sjmallett /* should not get there */ 818232812Sjmallett break; 819215976Sjmallett } 820215976Sjmallett#undef N 821215976Sjmallett} 822232812Sjmallett 823232812Sjmallettstatic int 824232812Sjmallettipw_newstate(struct ieee80211com *ic, enum ieee80211_state nstate, int arg) 825232812Sjmallett{ 826232812Sjmallett struct ifnet *ifp = ic->ic_ifp; 827232812Sjmallett struct ipw_softc *sc = ifp->if_softc; 828215976Sjmallett struct ieee80211_node *ni; 829232812Sjmallett uint8_t macaddr[IEEE80211_ADDR_LEN]; 830215976Sjmallett uint32_t len; 831232812Sjmallett 832215976Sjmallett switch (nstate) { 833215976Sjmallett case IEEE80211_S_RUN: 834215976Sjmallett DELAY(200); /* firmware needs a short delay here */ 835215976Sjmallett 836215976Sjmallett len = IEEE80211_ADDR_LEN; 837215976Sjmallett ipw_read_table2(sc, IPW_INFO_CURRENT_BSSID, macaddr, &len); 838215976Sjmallett 839215976Sjmallett ni = ieee80211_find_node(&ic->ic_scan, macaddr); 840215976Sjmallett if (ni == NULL) 841215976Sjmallett break; 842215976Sjmallett 843215976Sjmallett ieee80211_ref_node(ni); 844215976Sjmallett ieee80211_sta_join(ic, ni); 845215976Sjmallett ieee80211_node_authorize(ni); 846215976Sjmallett 847215976Sjmallett if (ic->ic_opmode == IEEE80211_M_STA) 848215976Sjmallett ieee80211_notify_node_join(ic, ni, 1); 849215976Sjmallett break; 850232812Sjmallett 851232812Sjmallett case IEEE80211_S_INIT: 852232812Sjmallett case IEEE80211_S_SCAN: 853215976Sjmallett case IEEE80211_S_AUTH: 854215976Sjmallett case IEEE80211_S_ASSOC: 855232812Sjmallett break; 856232812Sjmallett } 857232812Sjmallett 858215976Sjmallett ic->ic_state = nstate; 859215976Sjmallett return 0; 860232812Sjmallett} 861232812Sjmallett 862215976Sjmallett/* 863232812Sjmallett * Read 16 bits at address 'addr' from the serial EEPROM. 864215976Sjmallett */ 865232812Sjmallettstatic uint16_t 866215976Sjmallettipw_read_prom_word(struct ipw_softc *sc, uint8_t addr) 867215976Sjmallett{ 868232812Sjmallett uint32_t tmp; 869232812Sjmallett uint16_t val; 870215976Sjmallett int n; 871215976Sjmallett 872232812Sjmallett /* clock C once before the first command */ 873232812Sjmallett IPW_EEPROM_CTL(sc, 0); 874215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S); 875215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | IPW_EEPROM_C); 876215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S); 877232812Sjmallett 878232812Sjmallett /* write start bit (1) */ 879232812Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | IPW_EEPROM_D); 880232812Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | IPW_EEPROM_D | IPW_EEPROM_C); 881232812Sjmallett 882215976Sjmallett /* write READ opcode (10) */ 883215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | IPW_EEPROM_D); 884215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | IPW_EEPROM_D | IPW_EEPROM_C); 885215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S); 886215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | IPW_EEPROM_C); 887215976Sjmallett 888215976Sjmallett /* write address A7-A0 */ 889215976Sjmallett for (n = 7; n >= 0; n--) { 890215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | 891215976Sjmallett (((addr >> n) & 1) << IPW_EEPROM_SHIFT_D)); 892215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | 893215976Sjmallett (((addr >> n) & 1) << IPW_EEPROM_SHIFT_D) | IPW_EEPROM_C); 894215976Sjmallett } 895215976Sjmallett 896215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S); 897215976Sjmallett 898215976Sjmallett /* read data Q15-Q0 */ 899215976Sjmallett val = 0; 900215976Sjmallett for (n = 15; n >= 0; n--) { 901215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S | IPW_EEPROM_C); 902215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S); 903215976Sjmallett tmp = MEM_READ_4(sc, IPW_MEM_EEPROM_CTL); 904215976Sjmallett val |= ((tmp & IPW_EEPROM_Q) >> IPW_EEPROM_SHIFT_Q) << n; 905215976Sjmallett } 906215976Sjmallett 907215976Sjmallett IPW_EEPROM_CTL(sc, 0); 908215976Sjmallett 909215976Sjmallett /* clear Chip Select and clock C */ 910215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_S); 911215976Sjmallett IPW_EEPROM_CTL(sc, 0); 912215976Sjmallett IPW_EEPROM_CTL(sc, IPW_EEPROM_C); 913215976Sjmallett 914215976Sjmallett return le16toh(val); 915215976Sjmallett} 916215976Sjmallett 917215976Sjmallettstatic void 918215976Sjmallettipw_command_intr(struct ipw_softc *sc, struct ipw_soft_buf *sbuf) 919215976Sjmallett{ 920215976Sjmallett struct ipw_cmd *cmd; 921215976Sjmallett 922215976Sjmallett bus_dmamap_sync(sc->rxbuf_dmat, sbuf->map, BUS_DMASYNC_POSTREAD); 923215976Sjmallett 924232812Sjmallett cmd = mtod(sbuf->m, struct ipw_cmd *); 925232812Sjmallett 926232812Sjmallett DPRINTFN(2, ("cmd ack'ed (%u, %u, %u, %u, %u)\n", le32toh(cmd->type), 927232812Sjmallett le32toh(cmd->subtype), le32toh(cmd->seq), le32toh(cmd->len), 928215976Sjmallett le32toh(cmd->status))); 929215976Sjmallett 930215976Sjmallett wakeup(sc); 931232812Sjmallett} 932232812Sjmallett 933232812Sjmallettstatic void 934232812Sjmallettipw_newstate_intr(struct ipw_softc *sc, struct ipw_soft_buf *sbuf) 935232812Sjmallett{ 936232812Sjmallett struct ieee80211com *ic = &sc->sc_ic; 937232812Sjmallett uint32_t state; 938232812Sjmallett 939215976Sjmallett bus_dmamap_sync(sc->rxbuf_dmat, sbuf->map, BUS_DMASYNC_POSTREAD); 940215976Sjmallett 941215976Sjmallett state = le32toh(*mtod(sbuf->m, uint32_t *)); 942232812Sjmallett 943215976Sjmallett DPRINTFN(2, ("entering state %u\n", state)); 944232812Sjmallett 945215976Sjmallett switch (state) { 946215976Sjmallett case IPW_STATE_ASSOCIATED: 947215976Sjmallett ieee80211_new_state(ic, IEEE80211_S_RUN, -1); 948215976Sjmallett break; 949215976Sjmallett 950215976Sjmallett case IPW_STATE_SCANNING: 951215976Sjmallett /* don't leave run state on background scan */ 952215976Sjmallett if (ic->ic_state != IEEE80211_S_RUN) 953215976Sjmallett ieee80211_new_state(ic, IEEE80211_S_SCAN, -1); 954215976Sjmallett 955215976Sjmallett ic->ic_flags |= IEEE80211_F_SCAN; 956215976Sjmallett break; 957215976Sjmallett 958232812Sjmallett case IPW_STATE_SCAN_COMPLETE: 959232812Sjmallett ieee80211_notify_scan_done(ic); 960232812Sjmallett ic->ic_flags &= ~IEEE80211_F_SCAN; 961232812Sjmallett break; 962232812Sjmallett 963232812Sjmallett case IPW_STATE_ASSOCIATION_LOST: 964232812Sjmallett ieee80211_new_state(ic, IEEE80211_S_INIT, -1); 965215976Sjmallett break; 966232812Sjmallett 967215976Sjmallett case IPW_STATE_RADIO_DISABLED: 968215976Sjmallett ic->ic_ifp->if_flags &= ~IFF_UP; 969215976Sjmallett ipw_stop(sc); 970215976Sjmallett break; 971215976Sjmallett } 972215976Sjmallett} 973215976Sjmallett 974215976Sjmallett/* 975215976Sjmallett * XXX: Hack to set the current channel to the value advertised in beacons or 976215976Sjmallett * probe responses. Only used during AP detection. 977215976Sjmallett */ 978215976Sjmallettstatic void 979215976Sjmallettipw_fix_channel(struct ieee80211com *ic, struct mbuf *m) 980215976Sjmallett{ 981215976Sjmallett struct ieee80211_frame *wh; 982215976Sjmallett uint8_t subtype; 983215976Sjmallett uint8_t *frm, *efrm; 984215976Sjmallett 985232812Sjmallett wh = mtod(m, struct ieee80211_frame *); 986215976Sjmallett 987215976Sjmallett if ((wh->i_fc[0] & IEEE80211_FC0_TYPE_MASK) != IEEE80211_FC0_TYPE_MGT) 988215976Sjmallett return; 989215976Sjmallett 990215976Sjmallett subtype = wh->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK; 991215976Sjmallett 992215976Sjmallett if (subtype != IEEE80211_FC0_SUBTYPE_BEACON && 993215976Sjmallett subtype != IEEE80211_FC0_SUBTYPE_PROBE_RESP) 994232812Sjmallett return; 995232812Sjmallett 996215976Sjmallett frm = (uint8_t *)(wh + 1); 997215976Sjmallett efrm = mtod(m, uint8_t *) + m->m_len; 998232812Sjmallett 999215976Sjmallett frm += 12; /* skip tstamp, bintval and capinfo fields */ 1000215976Sjmallett while (frm < efrm) { 1001215976Sjmallett if (*frm == IEEE80211_ELEMID_DSPARMS) 1002215976Sjmallett#if IEEE80211_CHAN_MAX < 255 1003215976Sjmallett if (frm[2] <= IEEE80211_CHAN_MAX) 1004215976Sjmallett#endif 1005215976Sjmallett ic->ic_curchan = &ic->ic_channels[frm[2]]; 1006215976Sjmallett 1007215976Sjmallett frm += frm[1] + 2; 1008215976Sjmallett } 1009215976Sjmallett} 1010215976Sjmallett 1011215976Sjmallettstatic void 1012215976Sjmallettipw_data_intr(struct ipw_softc *sc, struct ipw_status *status, 1013215976Sjmallett struct ipw_soft_bd *sbd, struct ipw_soft_buf *sbuf) 1014215976Sjmallett{ 1015215976Sjmallett struct ieee80211com *ic = &sc->sc_ic; 1016215976Sjmallett struct ifnet *ifp = ic->ic_ifp; 1017215976Sjmallett struct mbuf *m; 1018215976Sjmallett struct ieee80211_frame *wh; 1019215976Sjmallett struct ieee80211_node *ni; 1020215976Sjmallett bus_addr_t physaddr; 1021215976Sjmallett int error; 1022215976Sjmallett 1023215976Sjmallett if (le32toh(status->len) < sizeof (struct ieee80211_frame_min) || 1024215976Sjmallett le32toh(status->len) > MCLBYTES) 1025215976Sjmallett return; 1026215976Sjmallett 1027215976Sjmallett bus_dmamap_sync(sc->rxbuf_dmat, sbuf->map, BUS_DMASYNC_POSTREAD); 1028215976Sjmallett bus_dmamap_unload(sc->rxbuf_dmat, sbuf->map); 1029215976Sjmallett 1030215976Sjmallett /* finalize mbuf */ 1031215976Sjmallett m = sbuf->m; 1032215976Sjmallett m->m_pkthdr.rcvif = ifp; 1033215976Sjmallett m->m_pkthdr.len = m->m_len = le32toh(status->len); 1034215976Sjmallett 1035215976Sjmallett if (sc->sc_drvbpf != NULL) { 1036215976Sjmallett struct ipw_rx_radiotap_header *tap = &sc->sc_rxtap; 1037215976Sjmallett 1038215976Sjmallett tap->wr_flags = 0; 1039215976Sjmallett tap->wr_antsignal = status->rssi; 1040215976Sjmallett tap->wr_chan_freq = htole16(ic->ic_ibss_chan->ic_freq); 1041215976Sjmallett tap->wr_chan_flags = htole16(ic->ic_ibss_chan->ic_flags); 1042215976Sjmallett 1043215976Sjmallett bpf_mtap2(sc->sc_drvbpf, tap, sc->sc_rxtap_len, m); 1044215976Sjmallett } 1045215976Sjmallett 1046215976Sjmallett if (ic->ic_state == IEEE80211_S_SCAN) 1047215976Sjmallett ipw_fix_channel(ic, m); 1048215976Sjmallett 1049215976Sjmallett wh = mtod(m, struct ieee80211_frame *); 1050215976Sjmallett ni = ieee80211_find_rxnode(ic, (struct ieee80211_frame_min *)wh); 1051215976Sjmallett 1052215976Sjmallett /* send the frame to the 802.11 layer */ 1053215976Sjmallett ieee80211_input(ic, m, ni, status->rssi, 0); 1054215976Sjmallett 1055215976Sjmallett /* node is no longer needed */ 1056215976Sjmallett ieee80211_free_node(ni); 1057215976Sjmallett 1058215976Sjmallett m = m_getcl(M_DONTWAIT, MT_DATA, M_PKTHDR); 1059215976Sjmallett if (m == NULL) { 1060215976Sjmallett device_printf(sc->sc_dev, "could not allocate rx mbuf\n"); 1061215976Sjmallett sbuf->m = NULL; 1062215976Sjmallett return; 1063215976Sjmallett } 1064215976Sjmallett 1065215976Sjmallett error = bus_dmamap_load(sc->rxbuf_dmat, sbuf->map, mtod(m, void *), 1066215976Sjmallett MCLBYTES, ipw_dma_map_addr, &physaddr, 0); 1067215976Sjmallett if (error != 0) { 1068215976Sjmallett device_printf(sc->sc_dev, "could not map rx DMA memory\n"); 1069215976Sjmallett m_freem(m); 1070215976Sjmallett sbuf->m = NULL; 1071215976Sjmallett return; 1072215976Sjmallett } 1073232812Sjmallett 1074215976Sjmallett sbuf->m = m; 1075215976Sjmallett sbd->bd->physaddr = htole32(physaddr); 1076215976Sjmallett 1077215976Sjmallett DPRINTFN(5, ("received frame len=%u, rssi=%u\n", le32toh(status->len), 1078215976Sjmallett status->rssi)); 1079215976Sjmallett 1080215976Sjmallett bus_dmamap_sync(sc->rbd_dmat, sc->rbd_map, BUS_DMASYNC_PREWRITE); 1081215976Sjmallett} 1082215976Sjmallett 1083215976Sjmallettstatic void 1084215976Sjmallettipw_rx_intr(struct ipw_softc *sc) 1085215976Sjmallett{ 1086215976Sjmallett struct ipw_status *status; 1087215976Sjmallett struct ipw_soft_bd *sbd; 1088215976Sjmallett struct ipw_soft_buf *sbuf; 1089215976Sjmallett uint32_t r, i; 1090232812Sjmallett 1091215976Sjmallett if (!(sc->flags & IPW_FLAG_FW_INITED)) 1092215976Sjmallett return; 1093215976Sjmallett 1094215976Sjmallett r = CSR_READ_4(sc, IPW_CSR_RX_READ); 1095215976Sjmallett 1096215976Sjmallett bus_dmamap_sync(sc->status_dmat, sc->status_map, BUS_DMASYNC_POSTREAD); 1097215976Sjmallett 1098232812Sjmallett for (i = (sc->rxcur + 1) % IPW_NRBD; i != r; i = (i + 1) % IPW_NRBD) { 1099215976Sjmallett status = &sc->status_list[i]; 1100215976Sjmallett sbd = &sc->srbd_list[i]; 1101215976Sjmallett sbuf = sbd->priv; 1102215976Sjmallett 1103215976Sjmallett switch (le16toh(status->code) & 0xf) { 1104215976Sjmallett case IPW_STATUS_CODE_COMMAND: 1105215976Sjmallett ipw_command_intr(sc, sbuf); 1106215976Sjmallett break; 1107215976Sjmallett 1108232812Sjmallett case IPW_STATUS_CODE_NEWSTATE: 1109215976Sjmallett ipw_newstate_intr(sc, sbuf); 1110215976Sjmallett break; 1111215976Sjmallett 1112215976Sjmallett case IPW_STATUS_CODE_DATA_802_3: 1113215976Sjmallett case IPW_STATUS_CODE_DATA_802_11: 1114215976Sjmallett ipw_data_intr(sc, status, sbd, sbuf); 1115215976Sjmallett break; 1116232812Sjmallett 1117215976Sjmallett case IPW_STATUS_CODE_NOTIFICATION: 1118215976Sjmallett DPRINTFN(2, ("received notification\n")); 1119215976Sjmallett break; 1120215976Sjmallett 1121215976Sjmallett default: 1122215976Sjmallett device_printf(sc->sc_dev, "unknown status code %u\n", 1123215976Sjmallett le16toh(status->code)); 1124215976Sjmallett } 1125215976Sjmallett 1126215976Sjmallett /* firmware was killed, stop processing received frames */ 1127215976Sjmallett if (!(sc->flags & IPW_FLAG_FW_INITED)) 1128215976Sjmallett return; 1129215976Sjmallett 1130215976Sjmallett sbd->bd->flags = 0; 1131215976Sjmallett } 1132215976Sjmallett 1133215976Sjmallett bus_dmamap_sync(sc->rbd_dmat, sc->rbd_map, BUS_DMASYNC_PREWRITE); 1134232812Sjmallett 1135232812Sjmallett /* kick the firmware */ 1136215976Sjmallett sc->rxcur = (r == 0) ? IPW_NRBD - 1 : r - 1; 1137232812Sjmallett CSR_WRITE_4(sc, IPW_CSR_RX_WRITE, sc->rxcur); 1138232812Sjmallett} 1139232812Sjmallett 1140215976Sjmallettstatic void 1141215976Sjmallettipw_release_sbd(struct ipw_softc *sc, struct ipw_soft_bd *sbd) 1142215976Sjmallett{ 1143215976Sjmallett struct ipw_soft_hdr *shdr; 1144215976Sjmallett struct ipw_soft_buf *sbuf; 1145215976Sjmallett 1146215976Sjmallett switch (sbd->type) { 1147215976Sjmallett case IPW_SBD_TYPE_COMMAND: 1148215976Sjmallett bus_dmamap_sync(sc->cmd_dmat, sc->cmd_map, 1149232812Sjmallett BUS_DMASYNC_POSTWRITE); 1150215976Sjmallett bus_dmamap_unload(sc->cmd_dmat, sc->cmd_map); 1151215976Sjmallett break; 1152215976Sjmallett 1153215976Sjmallett case IPW_SBD_TYPE_HEADER: 1154215976Sjmallett shdr = sbd->priv; 1155215976Sjmallett bus_dmamap_sync(sc->hdr_dmat, shdr->map, BUS_DMASYNC_POSTWRITE); 1156215976Sjmallett bus_dmamap_unload(sc->hdr_dmat, shdr->map); 1157215976Sjmallett SLIST_INSERT_HEAD(&sc->free_shdr, shdr, next); 1158215976Sjmallett break; 1159215976Sjmallett 1160215976Sjmallett case IPW_SBD_TYPE_DATA: 1161215976Sjmallett sbuf = sbd->priv; 1162215976Sjmallett bus_dmamap_sync(sc->txbuf_dmat, sbuf->map, 1163215976Sjmallett BUS_DMASYNC_POSTWRITE); 1164215976Sjmallett bus_dmamap_unload(sc->txbuf_dmat, sbuf->map); 1165215976Sjmallett SLIST_INSERT_HEAD(&sc->free_sbuf, sbuf, next); 1166215976Sjmallett 1167215976Sjmallett m_freem(sbuf->m); 1168215976Sjmallett ieee80211_free_node(sbuf->ni); 1169215976Sjmallett 1170215976Sjmallett sc->sc_tx_timer = 0; 1171215976Sjmallett break; 1172215976Sjmallett } 1173215976Sjmallett 1174215976Sjmallett sbd->type = IPW_SBD_TYPE_NOASSOC; 1175215976Sjmallett} 1176215976Sjmallett 1177215976Sjmallettstatic void 1178215976Sjmallettipw_tx_intr(struct ipw_softc *sc) 1179215976Sjmallett{ 1180215976Sjmallett struct ifnet *ifp = sc->sc_ic.ic_ifp; 1181215976Sjmallett struct ipw_soft_bd *sbd; 1182215976Sjmallett uint32_t r, i; 1183215976Sjmallett 1184215976Sjmallett if (!(sc->flags & IPW_FLAG_FW_INITED)) 1185215976Sjmallett return; 1186215976Sjmallett 1187215976Sjmallett r = CSR_READ_4(sc, IPW_CSR_TX_READ); 1188215976Sjmallett 1189215976Sjmallett for (i = (sc->txold + 1) % IPW_NTBD; i != r; i = (i + 1) % IPW_NTBD) { 1190215976Sjmallett sbd = &sc->stbd_list[i]; 1191215976Sjmallett 1192215976Sjmallett if (sbd->type == IPW_SBD_TYPE_DATA) 1193215976Sjmallett ifp->if_opackets++; 1194215976Sjmallett 1195215976Sjmallett ipw_release_sbd(sc, sbd); 1196215976Sjmallett sc->txfree++; 1197215976Sjmallett } 1198215976Sjmallett 1199215976Sjmallett /* remember what the firmware has processed */ 1200215976Sjmallett sc->txold = (r == 0) ? IPW_NTBD - 1 : r - 1; 1201215976Sjmallett 1202215976Sjmallett ifp->if_drv_flags &= ~IFF_DRV_OACTIVE; 1203215976Sjmallett ipw_start(ifp); 1204215976Sjmallett} 1205215976Sjmallett 1206215976Sjmallettstatic void 1207215976Sjmallettipw_intr(void *arg) 1208215976Sjmallett{ 1209215976Sjmallett struct ipw_softc *sc = arg; 1210215976Sjmallett uint32_t r; 1211215976Sjmallett 1212215976Sjmallett IPW_LOCK(sc); 1213215976Sjmallett 1214215976Sjmallett if ((r = CSR_READ_4(sc, IPW_CSR_INTR)) == 0 || r == 0xffffffff) { 1215215976Sjmallett IPW_UNLOCK(sc); 1216215976Sjmallett return; 1217215976Sjmallett } 1218215976Sjmallett 1219215976Sjmallett /* disable interrupts */ 1220215976Sjmallett CSR_WRITE_4(sc, IPW_CSR_INTR_MASK, 0); 1221215976Sjmallett 1222215976Sjmallett if (r & (IPW_INTR_FATAL_ERROR | IPW_INTR_PARITY_ERROR)) { 1223215976Sjmallett device_printf(sc->sc_dev, "fatal error\n"); 1224215976Sjmallett sc->sc_ic.ic_ifp->if_flags &= ~IFF_UP; 1225215976Sjmallett ipw_stop(sc); 1226215976Sjmallett } 1227215976Sjmallett 1228215976Sjmallett if (r & IPW_INTR_FW_INIT_DONE) { 1229215976Sjmallett if (!(r & (IPW_INTR_FATAL_ERROR | IPW_INTR_PARITY_ERROR))) 1230215976Sjmallett wakeup(sc); 1231215976Sjmallett } 1232215976Sjmallett 1233215976Sjmallett if (r & IPW_INTR_RX_TRANSFER) 1234215976Sjmallett ipw_rx_intr(sc); 1235215976Sjmallett 1236215976Sjmallett if (r & IPW_INTR_TX_TRANSFER) 1237215976Sjmallett ipw_tx_intr(sc); 1238215976Sjmallett 1239215976Sjmallett /* acknowledge all interrupts */ 1240215976Sjmallett CSR_WRITE_4(sc, IPW_CSR_INTR, r); 1241215976Sjmallett 1242232812Sjmallett /* re-enable interrupts */ 1243215976Sjmallett CSR_WRITE_4(sc, IPW_CSR_INTR_MASK, IPW_INTR_MASK); 1244215976Sjmallett 1245215976Sjmallett IPW_UNLOCK(sc); 1246215976Sjmallett} 1247215976Sjmallett 1248215976Sjmallettstatic void 1249215976Sjmallettipw_dma_map_addr(void *arg, bus_dma_segment_t *segs, int nseg, int error) 1250215976Sjmallett{ 1251215976Sjmallett if (error != 0) 1252215976Sjmallett return; 1253215976Sjmallett 1254232812Sjmallett KASSERT(nseg == 1, ("too many DMA segments, %d should be 1", nseg)); 1255215976Sjmallett 1256215976Sjmallett *(bus_addr_t *)arg = segs[0].ds_addr; 1257215976Sjmallett} 1258215976Sjmallett 1259232812Sjmallett/* 1260232812Sjmallett * Send a command to the firmware and wait for the acknowledgement. 1261232812Sjmallett */ 1262232812Sjmallettstatic int 1263232812Sjmallettipw_cmd(struct ipw_softc *sc, uint32_t type, void *data, uint32_t len) 1264232812Sjmallett{ 1265215976Sjmallett struct ipw_soft_bd *sbd; 1266215976Sjmallett bus_addr_t physaddr; 1267215976Sjmallett int error; 1268215976Sjmallett 1269215976Sjmallett sbd = &sc->stbd_list[sc->txcur]; 1270215976Sjmallett 1271215976Sjmallett error = bus_dmamap_load(sc->cmd_dmat, sc->cmd_map, &sc->cmd, 1272215976Sjmallett sizeof (struct ipw_cmd), ipw_dma_map_addr, &physaddr, 0); 1273215976Sjmallett if (error != 0) { 1274215976Sjmallett device_printf(sc->sc_dev, "could not map command DMA memory\n"); 1275215976Sjmallett return error; 1276215976Sjmallett } 1277215976Sjmallett 1278215976Sjmallett sc->cmd.type = htole32(type); 1279215976Sjmallett sc->cmd.subtype = 0; 1280215976Sjmallett sc->cmd.len = htole32(len); 1281215976Sjmallett sc->cmd.seq = 0; 1282215976Sjmallett bcopy(data, sc->cmd.data, len); 1283215976Sjmallett 1284215976Sjmallett sbd->type = IPW_SBD_TYPE_COMMAND; 1285215976Sjmallett sbd->bd->physaddr = htole32(physaddr); 1286215976Sjmallett sbd->bd->len = htole32(sizeof (struct ipw_cmd)); 1287215976Sjmallett sbd->bd->nfrag = 1; 1288215976Sjmallett sbd->bd->flags = IPW_BD_FLAG_TX_FRAME_COMMAND | 1289215976Sjmallett IPW_BD_FLAG_TX_LAST_FRAGMENT; 1290215976Sjmallett 1291215976Sjmallett bus_dmamap_sync(sc->cmd_dmat, sc->cmd_map, BUS_DMASYNC_PREWRITE); 1292215976Sjmallett bus_dmamap_sync(sc->tbd_dmat, sc->tbd_map, BUS_DMASYNC_PREWRITE); 1293215976Sjmallett 1294215976Sjmallett DPRINTFN(2, ("sending command (%u, %u, %u, %u)\n", type, 0, 0, len)); 1295215976Sjmallett 1296215976Sjmallett /* kick firmware */ 1297215976Sjmallett sc->txfree--; 1298232812Sjmallett sc->txcur = (sc->txcur + 1) % IPW_NTBD; 1299215976Sjmallett CSR_WRITE_4(sc, IPW_CSR_TX_WRITE, sc->txcur); 1300215976Sjmallett 1301215976Sjmallett /* wait at most one second for command to complete */ 1302215976Sjmallett return msleep(sc, &sc->sc_mtx, 0, "ipwcmd", hz); 1303215976Sjmallett} 1304215976Sjmallett 1305215976Sjmallettstatic int 1306215976Sjmallettipw_tx_start(struct ifnet *ifp, struct mbuf *m0, struct ieee80211_node *ni) 1307215976Sjmallett{ 1308215976Sjmallett struct ipw_softc *sc = ifp->if_softc; 1309215976Sjmallett struct ieee80211com *ic = &sc->sc_ic; 1310215976Sjmallett struct ieee80211_frame *wh; 1311215976Sjmallett struct ipw_soft_bd *sbd; 1312215976Sjmallett struct ipw_soft_hdr *shdr; 1313215976Sjmallett struct ipw_soft_buf *sbuf; 1314215976Sjmallett struct ieee80211_key *k; 1315215976Sjmallett struct mbuf *mnew; 1316232812Sjmallett bus_dma_segment_t segs[IPW_MAX_NSEG]; 1317215976Sjmallett bus_addr_t physaddr; 1318215976Sjmallett int nsegs, error, i; 1319232812Sjmallett 1320232812Sjmallett wh = mtod(m0, struct ieee80211_frame *); 1321232812Sjmallett 1322215976Sjmallett if (wh->i_fc[1] & IEEE80211_FC1_WEP) { 1323215976Sjmallett k = ieee80211_crypto_encap(ic, ni, m0); 1324215976Sjmallett if (k == NULL) { 1325215976Sjmallett m_freem(m0); 1326215976Sjmallett return ENOBUFS; 1327215976Sjmallett } 1328215976Sjmallett 1329215976Sjmallett /* packet header may have moved, reset our local pointer */ 1330215976Sjmallett wh = mtod(m0, struct ieee80211_frame *); 1331215976Sjmallett } 1332215976Sjmallett 1333215976Sjmallett if (sc->sc_drvbpf != NULL) { 1334215976Sjmallett struct ipw_tx_radiotap_header *tap = &sc->sc_txtap; 1335215976Sjmallett 1336215976Sjmallett tap->wt_flags = 0; 1337215976Sjmallett tap->wt_chan_freq = htole16(ic->ic_ibss_chan->ic_freq); 1338215976Sjmallett tap->wt_chan_flags = htole16(ic->ic_ibss_chan->ic_flags); 1339215976Sjmallett 1340215976Sjmallett bpf_mtap2(sc->sc_drvbpf, tap, sc->sc_txtap_len, m0); 1341215976Sjmallett } 1342215976Sjmallett 1343215976Sjmallett shdr = SLIST_FIRST(&sc->free_shdr); 1344215976Sjmallett sbuf = SLIST_FIRST(&sc->free_sbuf); 1345215976Sjmallett KASSERT(shdr != NULL && sbuf != NULL, ("empty sw hdr/buf pool")); 1346215976Sjmallett 1347215976Sjmallett shdr->hdr.type = htole32(IPW_HDR_TYPE_SEND); 1348215976Sjmallett shdr->hdr.subtype = 0; 1349215976Sjmallett shdr->hdr.encrypted = (wh->i_fc[1] & IEEE80211_FC1_WEP) ? 1 : 0; 1350215976Sjmallett shdr->hdr.encrypt = 0; 1351215976Sjmallett shdr->hdr.keyidx = 0; 1352215976Sjmallett shdr->hdr.keysz = 0; 1353215976Sjmallett shdr->hdr.fragmentsz = 0; 1354215976Sjmallett IEEE80211_ADDR_COPY(shdr->hdr.src_addr, wh->i_addr2); 1355215976Sjmallett if (ic->ic_opmode == IEEE80211_M_STA) 1356215976Sjmallett IEEE80211_ADDR_COPY(shdr->hdr.dst_addr, wh->i_addr3); 1357215976Sjmallett else 1358215976Sjmallett IEEE80211_ADDR_COPY(shdr->hdr.dst_addr, wh->i_addr1); 1359215976Sjmallett 1360215976Sjmallett /* trim IEEE802.11 header */ 1361215976Sjmallett m_adj(m0, sizeof (struct ieee80211_frame)); 1362215976Sjmallett 1363215976Sjmallett error = bus_dmamap_load_mbuf_sg(sc->txbuf_dmat, sbuf->map, m0, segs, 1364215976Sjmallett &nsegs, 0); 1365215976Sjmallett if (error != 0 && error != EFBIG) { 1366215976Sjmallett device_printf(sc->sc_dev, "could not map mbuf (error %d)\n", 1367215976Sjmallett error); 1368215976Sjmallett m_freem(m0); 1369215976Sjmallett return error; 1370215976Sjmallett } 1371215976Sjmallett if (error != 0) { 1372232812Sjmallett mnew = m_defrag(m0, M_DONTWAIT); 1373215976Sjmallett if (mnew == NULL) { 1374232812Sjmallett device_printf(sc->sc_dev, 1375215976Sjmallett "could not defragment mbuf\n"); 1376215976Sjmallett m_freem(m0); 1377215976Sjmallett return ENOBUFS; 1378215976Sjmallett } 1379215976Sjmallett m0 = mnew; 1380215976Sjmallett 1381215976Sjmallett error = bus_dmamap_load_mbuf_sg(sc->txbuf_dmat, sbuf->map, m0, 1382215976Sjmallett segs, &nsegs, 0); 1383215976Sjmallett if (error != 0) { 1384215976Sjmallett device_printf(sc->sc_dev, 1385215976Sjmallett "could not map mbuf (error %d)\n", error); 1386215976Sjmallett m_freem(m0); 1387215976Sjmallett return error; 1388215976Sjmallett } 1389215976Sjmallett } 1390215976Sjmallett 1391215976Sjmallett error = bus_dmamap_load(sc->hdr_dmat, shdr->map, &shdr->hdr, 1392215976Sjmallett sizeof (struct ipw_hdr), ipw_dma_map_addr, &physaddr, 0); 1393215976Sjmallett if (error != 0) { 1394215976Sjmallett device_printf(sc->sc_dev, "could not map header DMA memory\n"); 1395215976Sjmallett bus_dmamap_unload(sc->txbuf_dmat, sbuf->map); 1396215976Sjmallett m_freem(m0); 1397215976Sjmallett return error; 1398215976Sjmallett } 1399215976Sjmallett 1400215976Sjmallett SLIST_REMOVE_HEAD(&sc->free_sbuf, next); 1401215976Sjmallett SLIST_REMOVE_HEAD(&sc->free_shdr, next); 1402215976Sjmallett 1403215976Sjmallett sbd = &sc->stbd_list[sc->txcur]; 1404215976Sjmallett sbd->type = IPW_SBD_TYPE_HEADER; 1405215976Sjmallett sbd->priv = shdr; 1406215976Sjmallett sbd->bd->physaddr = htole32(physaddr); 1407232812Sjmallett sbd->bd->len = htole32(sizeof (struct ipw_hdr)); 1408232812Sjmallett sbd->bd->nfrag = 1 + nsegs; 1409232812Sjmallett sbd->bd->flags = IPW_BD_FLAG_TX_FRAME_802_3 | 1410232812Sjmallett IPW_BD_FLAG_TX_NOT_LAST_FRAGMENT; 1411215976Sjmallett 1412215976Sjmallett DPRINTFN(5, ("sending tx hdr (%u, %u, %u, %u, %6D, %6D)\n", 1413215976Sjmallett shdr->hdr.type, shdr->hdr.subtype, shdr->hdr.encrypted, 1414215976Sjmallett shdr->hdr.encrypt, shdr->hdr.src_addr, ":", shdr->hdr.dst_addr, 1415215976Sjmallett ":")); 1416215976Sjmallett 1417215976Sjmallett sc->txfree--; 1418215976Sjmallett sc->txcur = (sc->txcur + 1) % IPW_NTBD; 1419215976Sjmallett 1420215976Sjmallett sbuf->m = m0; 1421215976Sjmallett sbuf->ni = ni; 1422215976Sjmallett 1423215976Sjmallett for (i = 0; i < nsegs; i++) { 1424215976Sjmallett sbd = &sc->stbd_list[sc->txcur]; 1425215976Sjmallett 1426215976Sjmallett sbd->bd->physaddr = htole32(segs[i].ds_addr); 1427215976Sjmallett sbd->bd->len = htole32(segs[i].ds_len); 1428215976Sjmallett sbd->bd->nfrag = 0; 1429215976Sjmallett sbd->bd->flags = IPW_BD_FLAG_TX_FRAME_802_3; 1430215976Sjmallett if (i == nsegs - 1) { 1431215976Sjmallett sbd->type = IPW_SBD_TYPE_DATA; 1432215976Sjmallett sbd->priv = sbuf; 1433215976Sjmallett sbd->bd->flags |= IPW_BD_FLAG_TX_LAST_FRAGMENT; 1434215976Sjmallett } else { 1435215976Sjmallett sbd->type = IPW_SBD_TYPE_NOASSOC; 1436215976Sjmallett sbd->bd->flags |= IPW_BD_FLAG_TX_NOT_LAST_FRAGMENT; 1437215976Sjmallett } 1438215976Sjmallett 1439232812Sjmallett DPRINTFN(5, ("sending fragment (%d, %d)\n", i, segs[i].ds_len)); 1440215976Sjmallett 1441215976Sjmallett sc->txfree--; 1442215976Sjmallett sc->txcur = (sc->txcur + 1) % IPW_NTBD; 1443215976Sjmallett } 1444215976Sjmallett 1445215976Sjmallett bus_dmamap_sync(sc->hdr_dmat, shdr->map, BUS_DMASYNC_PREWRITE); 1446215976Sjmallett bus_dmamap_sync(sc->txbuf_dmat, sbuf->map, BUS_DMASYNC_PREWRITE); 1447215976Sjmallett bus_dmamap_sync(sc->tbd_dmat, sc->tbd_map, BUS_DMASYNC_PREWRITE); 1448215976Sjmallett 1449215976Sjmallett /* kick firmware */ 1450215976Sjmallett CSR_WRITE_4(sc, IPW_CSR_TX_WRITE, sc->txcur); 1451215976Sjmallett 1452215976Sjmallett return 0; 1453215976Sjmallett} 1454215976Sjmallett 1455215976Sjmallettstatic void 1456215976Sjmallettipw_start(struct ifnet *ifp) 1457215976Sjmallett{ 1458215976Sjmallett struct ipw_softc *sc = ifp->if_softc; 1459232812Sjmallett struct ieee80211com *ic = &sc->sc_ic; 1460215976Sjmallett struct mbuf *m0; 1461215976Sjmallett struct ether_header *eh; 1462215976Sjmallett struct ieee80211_node *ni; 1463215976Sjmallett 1464215976Sjmallett IPW_LOCK(sc); 1465215976Sjmallett 1466215976Sjmallett if (ic->ic_state != IEEE80211_S_RUN) { 1467215976Sjmallett IPW_UNLOCK(sc); 1468215976Sjmallett return; 1469215976Sjmallett } 1470215976Sjmallett 1471215976Sjmallett for (;;) { 1472215976Sjmallett IFQ_DRV_DEQUEUE(&ifp->if_snd, m0); 1473215976Sjmallett if (m0 == NULL) 1474215976Sjmallett break; 1475215976Sjmallett 1476215976Sjmallett if (sc->txfree < 1 + IPW_MAX_NSEG) { 1477215976Sjmallett IFQ_DRV_PREPEND(&ifp->if_snd, m0); 1478215976Sjmallett ifp->if_drv_flags |= IFF_DRV_OACTIVE; 1479215976Sjmallett break; 1480215976Sjmallett } 1481215976Sjmallett 1482215976Sjmallett if (m0->m_len < sizeof (struct ether_header) && 1483215976Sjmallett (m0 = m_pullup(m0, sizeof (struct ether_header))) == NULL) 1484215976Sjmallett continue; 1485215976Sjmallett 1486215976Sjmallett eh = mtod(m0, struct ether_header *); 1487215976Sjmallett ni = ieee80211_find_txnode(ic, eh->ether_dhost); 1488215976Sjmallett if (ni == NULL) { 1489215976Sjmallett m_freem(m0); 1490215976Sjmallett continue; 1491215976Sjmallett } 1492215976Sjmallett BPF_MTAP(ifp, m0); 1493215976Sjmallett 1494215976Sjmallett m0 = ieee80211_encap(ic, m0, ni); 1495215976Sjmallett if (m0 == NULL) { 1496215976Sjmallett ieee80211_free_node(ni); 1497215976Sjmallett continue; 1498215976Sjmallett } 1499215976Sjmallett 1500215976Sjmallett if (ic->ic_rawbpf != NULL) 1501215976Sjmallett bpf_mtap(ic->ic_rawbpf, m0); 1502215976Sjmallett 1503215976Sjmallett if (ipw_tx_start(ifp, m0, ni) != 0) { 1504215976Sjmallett ieee80211_free_node(ni); 1505215976Sjmallett ifp->if_oerrors++; 1506215976Sjmallett break; 1507215976Sjmallett } 1508215976Sjmallett 1509215976Sjmallett /* start watchdog timer */ 1510215976Sjmallett sc->sc_tx_timer = 5; 1511215976Sjmallett ifp->if_timer = 1; 1512215976Sjmallett } 1513215976Sjmallett 1514215976Sjmallett IPW_UNLOCK(sc); 1515215976Sjmallett} 1516215976Sjmallett 1517215976Sjmallettstatic void 1518215976Sjmallettipw_watchdog(struct ifnet *ifp) 1519215976Sjmallett{ 1520215976Sjmallett struct ipw_softc *sc = ifp->if_softc; 1521215976Sjmallett struct ieee80211com *ic = &sc->sc_ic; 1522215976Sjmallett 1523215976Sjmallett ifp->if_timer = 0; 1524215976Sjmallett 1525215976Sjmallett if (sc->sc_tx_timer > 0) { 1526215976Sjmallett if (--sc->sc_tx_timer == 0) { 1527215976Sjmallett if_printf(ifp, "device timeout\n"); 1528215976Sjmallett ifp->if_oerrors++; 1529215976Sjmallett ifp->if_flags &= ~IFF_UP; 1530215976Sjmallett ipw_stop(sc); 1531215976Sjmallett return; 1532215976Sjmallett } 1533215976Sjmallett ifp->if_timer = 1; 1534215976Sjmallett } 1535215976Sjmallett 1536232812Sjmallett ieee80211_watchdog(ic); 1537215976Sjmallett} 1538215976Sjmallett 1539215976Sjmallettstatic int 1540215976Sjmallettipw_ioctl(struct ifnet *ifp, u_long cmd, caddr_t data) 1541215976Sjmallett{ 1542215976Sjmallett struct ipw_softc *sc = ifp->if_softc; 1543215976Sjmallett struct ieee80211com *ic = &sc->sc_ic; 1544215976Sjmallett struct ifreq *ifr; 1545215976Sjmallett int error = 0; 1546215976Sjmallett 1547215976Sjmallett IPW_LOCK(sc); 1548215976Sjmallett 1549215976Sjmallett switch (cmd) { 1550215976Sjmallett case SIOCSIFFLAGS: 1551215976Sjmallett if (ifp->if_flags & IFF_UP) { 1552215976Sjmallett if (!(ifp->if_drv_flags & IFF_DRV_RUNNING)) 1553232812Sjmallett ipw_init(sc); 1554215976Sjmallett } else { 1555215976Sjmallett if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1556215976Sjmallett ipw_stop(sc); 1557215976Sjmallett } 1558215976Sjmallett break; 1559215976Sjmallett 1560215976Sjmallett case SIOCSLOADFW: 1561215976Sjmallett /* only super-user can do that! */ 1562215976Sjmallett if ((error = suser(curthread)) != 0) 1563232812Sjmallett break; 1564232812Sjmallett 1565215976Sjmallett ifr = (struct ifreq *)data; 1566215976Sjmallett error = ipw_cache_firmware(sc, ifr->ifr_data); 1567215976Sjmallett break; 1568215976Sjmallett 1569232812Sjmallett case SIOCSKILLFW: 1570215976Sjmallett /* only super-user can do that! */ 1571215976Sjmallett if ((error = suser(curthread)) != 0) 1572215976Sjmallett break; 1573215976Sjmallett 1574215976Sjmallett ifp->if_flags &= ~IFF_UP; 1575215976Sjmallett ipw_stop(sc); 1576215976Sjmallett ipw_free_firmware(sc); 1577215976Sjmallett break; 1578215976Sjmallett 1579215976Sjmallett default: 1580215976Sjmallett error = ieee80211_ioctl(ic, cmd, data); 1581215976Sjmallett } 1582215976Sjmallett 1583215976Sjmallett if (error == ENETRESET) { 1584232812Sjmallett if ((ifp->if_flags & IFF_UP) && 1585215976Sjmallett (ifp->if_drv_flags & IFF_DRV_RUNNING)) 1586232812Sjmallett ipw_init(sc); 1587215976Sjmallett error = 0; 1588215976Sjmallett } 1589215976Sjmallett 1590215976Sjmallett IPW_UNLOCK(sc); 1591215976Sjmallett 1592215976Sjmallett return error; 1593215976Sjmallett} 1594215976Sjmallett 1595215976Sjmallettstatic void 1596215976Sjmallettipw_stop_master(struct ipw_softc *sc) 1597215976Sjmallett{ 1598215976Sjmallett int ntries; 1599215976Sjmallett 1600215976Sjmallett /* disable interrupts */ 1601 CSR_WRITE_4(sc, IPW_CSR_INTR_MASK, 0); 1602 1603 CSR_WRITE_4(sc, IPW_CSR_RST, IPW_RST_STOP_MASTER); 1604 for (ntries = 0; ntries < 50; ntries++) { 1605 if (CSR_READ_4(sc, IPW_CSR_RST) & IPW_RST_MASTER_DISABLED) 1606 break; 1607 DELAY(10); 1608 } 1609 if (ntries == 50) 1610 device_printf(sc->sc_dev, "timeout waiting for master\n"); 1611 1612 CSR_WRITE_4(sc, IPW_CSR_RST, CSR_READ_4(sc, IPW_CSR_RST) | 1613 IPW_RST_PRINCETON_RESET); 1614 1615 sc->flags &= ~IPW_FLAG_FW_INITED; 1616} 1617 1618static int 1619ipw_reset(struct ipw_softc *sc) 1620{ 1621 int ntries; 1622 1623 ipw_stop_master(sc); 1624 1625 /* move adapter to D0 state */ 1626 CSR_WRITE_4(sc, IPW_CSR_CTL, CSR_READ_4(sc, IPW_CSR_CTL) | 1627 IPW_CTL_INIT); 1628 1629 /* wait for clock stabilization */ 1630 for (ntries = 0; ntries < 1000; ntries++) { 1631 if (CSR_READ_4(sc, IPW_CSR_CTL) & IPW_CTL_CLOCK_READY) 1632 break; 1633 DELAY(200); 1634 } 1635 if (ntries == 1000) 1636 return EIO; 1637 1638 CSR_WRITE_4(sc, IPW_CSR_RST, CSR_READ_4(sc, IPW_CSR_RST) | 1639 IPW_RST_SW_RESET); 1640 1641 DELAY(10); 1642 1643 CSR_WRITE_4(sc, IPW_CSR_CTL, CSR_READ_4(sc, IPW_CSR_CTL) | 1644 IPW_CTL_INIT); 1645 1646 return 0; 1647} 1648 1649/* 1650 * Upload the microcode to the device. 1651 */ 1652static int 1653ipw_load_ucode(struct ipw_softc *sc, u_char *uc, int size) 1654{ 1655 int ntries; 1656 1657 MEM_WRITE_4(sc, 0x3000e0, 0x80000000); 1658 CSR_WRITE_4(sc, IPW_CSR_RST, 0); 1659 1660 MEM_WRITE_2(sc, 0x220000, 0x0703); 1661 MEM_WRITE_2(sc, 0x220000, 0x0707); 1662 1663 MEM_WRITE_1(sc, 0x210014, 0x72); 1664 MEM_WRITE_1(sc, 0x210014, 0x72); 1665 1666 MEM_WRITE_1(sc, 0x210000, 0x40); 1667 MEM_WRITE_1(sc, 0x210000, 0x00); 1668 MEM_WRITE_1(sc, 0x210000, 0x40); 1669 1670 MEM_WRITE_MULTI_1(sc, 0x210010, uc, size); 1671 1672 MEM_WRITE_1(sc, 0x210000, 0x00); 1673 MEM_WRITE_1(sc, 0x210000, 0x00); 1674 MEM_WRITE_1(sc, 0x210000, 0x80); 1675 1676 MEM_WRITE_2(sc, 0x220000, 0x0703); 1677 MEM_WRITE_2(sc, 0x220000, 0x0707); 1678 1679 MEM_WRITE_1(sc, 0x210014, 0x72); 1680 MEM_WRITE_1(sc, 0x210014, 0x72); 1681 1682 MEM_WRITE_1(sc, 0x210000, 0x00); 1683 MEM_WRITE_1(sc, 0x210000, 0x80); 1684 1685 for (ntries = 0; ntries < 10; ntries++) { 1686 if (MEM_READ_1(sc, 0x210000) & 1) 1687 break; 1688 DELAY(10); 1689 } 1690 if (ntries == 10) { 1691 device_printf(sc->sc_dev, 1692 "timeout waiting for ucode to initialize\n"); 1693 return EIO; 1694 } 1695 1696 MEM_WRITE_4(sc, 0x3000e0, 0); 1697 1698 return 0; 1699} 1700 1701/* set of macros to handle unaligned little endian data in firmware image */ 1702#define GETLE32(p) ((p)[0] | (p)[1] << 8 | (p)[2] << 16 | (p)[3] << 24) 1703#define GETLE16(p) ((p)[0] | (p)[1] << 8) 1704static int 1705ipw_load_firmware(struct ipw_softc *sc, u_char *fw, int size) 1706{ 1707 u_char *p, *end; 1708 uint32_t dst; 1709 uint16_t len; 1710 int error; 1711 1712 p = fw; 1713 end = fw + size; 1714 while (p < end) { 1715 dst = GETLE32(p); p += 4; 1716 len = GETLE16(p); p += 2; 1717 1718 ipw_write_mem_1(sc, dst, p, len); 1719 p += len; 1720 } 1721 1722 CSR_WRITE_4(sc, IPW_CSR_IO, IPW_IO_GPIO1_ENABLE | IPW_IO_GPIO3_MASK | 1723 IPW_IO_LED_OFF); 1724 1725 /* enable interrupts */ 1726 CSR_WRITE_4(sc, IPW_CSR_INTR_MASK, IPW_INTR_MASK); 1727 1728 /* kick the firmware */ 1729 CSR_WRITE_4(sc, IPW_CSR_RST, 0); 1730 1731 CSR_WRITE_4(sc, IPW_CSR_CTL, CSR_READ_4(sc, IPW_CSR_CTL) | 1732 IPW_CTL_ALLOW_STANDBY); 1733 1734 /* wait at most one second for firmware initialization to complete */ 1735 if ((error = msleep(sc, &sc->sc_mtx, 0, "ipwinit", hz)) != 0) { 1736 device_printf(sc->sc_dev, "timeout waiting for firmware " 1737 "initialization to complete\n"); 1738 return error; 1739 } 1740 1741 CSR_WRITE_4(sc, IPW_CSR_IO, CSR_READ_4(sc, IPW_CSR_IO) | 1742 IPW_IO_GPIO1_MASK | IPW_IO_GPIO3_MASK); 1743 1744 return 0; 1745} 1746 1747/* 1748 * Store firmware into kernel memory so we can download it when we need to, 1749 * e.g when the adapter wakes up from suspend mode. 1750 */ 1751static int 1752ipw_cache_firmware(struct ipw_softc *sc, void *data) 1753{ 1754 struct ipw_firmware *fw = &sc->fw; 1755 struct ipw_firmware_hdr hdr; 1756 u_char *p = data; 1757 int error; 1758 1759 ipw_free_firmware(sc); 1760 1761 IPW_UNLOCK(sc); 1762 1763 if ((error = copyin(data, &hdr, sizeof hdr)) != 0) 1764 goto fail1; 1765 1766 fw->main_size = le32toh(hdr.main_size); 1767 fw->ucode_size = le32toh(hdr.ucode_size); 1768 p += sizeof hdr; 1769 1770 fw->main = malloc(fw->main_size, M_DEVBUF, M_NOWAIT); 1771 if (fw->main == NULL) { 1772 error = ENOMEM; 1773 goto fail1; 1774 } 1775 1776 fw->ucode = malloc(fw->ucode_size, M_DEVBUF, M_NOWAIT); 1777 if (fw->ucode == NULL) { 1778 error = ENOMEM; 1779 goto fail2; 1780 } 1781 1782 if ((error = copyin(p, fw->main, fw->main_size)) != 0) 1783 goto fail3; 1784 1785 p += fw->main_size; 1786 if ((error = copyin(p, fw->ucode, fw->ucode_size)) != 0) 1787 goto fail3; 1788 1789 DPRINTF(("Firmware cached: main %u, ucode %u\n", fw->main_size, 1790 fw->ucode_size)); 1791 1792 IPW_LOCK(sc); 1793 1794 sc->flags |= IPW_FLAG_FW_CACHED; 1795 1796 return 0; 1797 1798fail3: free(fw->ucode, M_DEVBUF); 1799fail2: free(fw->main, M_DEVBUF); 1800fail1: IPW_LOCK(sc); 1801 1802 return error; 1803} 1804 1805static void 1806ipw_free_firmware(struct ipw_softc *sc) 1807{ 1808 if (!(sc->flags & IPW_FLAG_FW_CACHED)) 1809 return; 1810 1811 free(sc->fw.main, M_DEVBUF); 1812 free(sc->fw.ucode, M_DEVBUF); 1813 1814 sc->flags &= ~IPW_FLAG_FW_CACHED; 1815} 1816 1817static int 1818ipw_config(struct ipw_softc *sc) 1819{ 1820 struct ieee80211com *ic = &sc->sc_ic; 1821 struct ifnet *ifp = ic->ic_ifp; 1822 struct ipw_security security; 1823 struct ieee80211_key *k; 1824 struct ipw_wep_key wepkey; 1825 struct ipw_scan_options options; 1826 struct ipw_configuration config; 1827 uint32_t data; 1828 int error, i; 1829 1830 switch (ic->ic_opmode) { 1831 case IEEE80211_M_STA: 1832 case IEEE80211_M_HOSTAP: 1833 data = htole32(IPW_MODE_BSS); 1834 break; 1835 1836 case IEEE80211_M_IBSS: 1837 case IEEE80211_M_AHDEMO: 1838 data = htole32(IPW_MODE_IBSS); 1839 break; 1840 1841 case IEEE80211_M_MONITOR: 1842 data = htole32(IPW_MODE_MONITOR); 1843 break; 1844 } 1845 DPRINTF(("Setting mode to %u\n", le32toh(data))); 1846 error = ipw_cmd(sc, IPW_CMD_SET_MODE, &data, sizeof data); 1847 if (error != 0) 1848 return error; 1849 1850 if (ic->ic_opmode == IEEE80211_M_IBSS || 1851 ic->ic_opmode == IEEE80211_M_MONITOR) { 1852 data = htole32(ieee80211_chan2ieee(ic, ic->ic_ibss_chan)); 1853 DPRINTF(("Setting channel to %u\n", le32toh(data))); 1854 error = ipw_cmd(sc, IPW_CMD_SET_CHANNEL, &data, sizeof data); 1855 if (error != 0) 1856 return error; 1857 } 1858 1859 if (ic->ic_opmode == IEEE80211_M_MONITOR) { 1860 DPRINTF(("Enabling adapter\n")); 1861 return ipw_cmd(sc, IPW_CMD_ENABLE, NULL, 0); 1862 } 1863 1864 IEEE80211_ADDR_COPY(ic->ic_myaddr, IF_LLADDR(ifp)); 1865 DPRINTF(("Setting MAC address to %6D\n", ic->ic_myaddr, ":")); 1866 error = ipw_cmd(sc, IPW_CMD_SET_MAC_ADDRESS, ic->ic_myaddr, 1867 IEEE80211_ADDR_LEN); 1868 if (error != 0) 1869 return error; 1870 1871 config.flags = htole32(IPW_CFG_BSS_MASK | IPW_CFG_IBSS_MASK | 1872 IPW_CFG_PREAMBLE_AUTO | IPW_CFG_802_1x_ENABLE); 1873 if (ic->ic_opmode == IEEE80211_M_IBSS) 1874 config.flags |= htole32(IPW_CFG_IBSS_AUTO_START); 1875 if (ifp->if_flags & IFF_PROMISC) 1876 config.flags |= htole32(IPW_CFG_PROMISCUOUS); 1877 config.bss_chan = htole32(0x3fff); /* channels 1-14 */ 1878 config.ibss_chan = htole32(0x7ff); /* channels 1-11 */ 1879 DPRINTF(("Setting configuration to 0x%x\n", le32toh(config.flags))); 1880 error = ipw_cmd(sc, IPW_CMD_SET_CONFIGURATION, &config, sizeof config); 1881 if (error != 0) 1882 return error; 1883 1884 data = htole32(0x3); /* 1, 2 */ 1885 DPRINTF(("Setting basic tx rates to 0x%x\n", le32toh(data))); 1886 error = ipw_cmd(sc, IPW_CMD_SET_BASIC_TX_RATES, &data, sizeof data); 1887 if (error != 0) 1888 return error; 1889 1890 data = htole32(0xf); /* 1, 2, 5.5, 11 */ 1891 DPRINTF(("Setting tx rates to 0x%x\n", le32toh(data))); 1892 error = ipw_cmd(sc, IPW_CMD_SET_TX_RATES, &data, sizeof data); 1893 if (error != 0) 1894 return error; 1895 1896 data = htole32(IPW_POWER_MODE_CAM); 1897 DPRINTF(("Setting power mode to %u\n", le32toh(data))); 1898 error = ipw_cmd(sc, IPW_CMD_SET_POWER_MODE, &data, sizeof data); 1899 if (error != 0) 1900 return error; 1901 1902 if (ic->ic_opmode == IEEE80211_M_IBSS) { 1903 data = htole32(32); /* default value */ 1904 DPRINTF(("Setting tx power index to %u\n", le32toh(data))); 1905 error = ipw_cmd(sc, IPW_CMD_SET_TX_POWER_INDEX, &data, 1906 sizeof data); 1907 if (error != 0) 1908 return error; 1909 } 1910 1911 data = htole32(ic->ic_rtsthreshold); 1912 DPRINTF(("Setting RTS threshold to %u\n", le32toh(data))); 1913 error = ipw_cmd(sc, IPW_CMD_SET_RTS_THRESHOLD, &data, sizeof data); 1914 if (error != 0) 1915 return error; 1916 1917 data = htole32(ic->ic_fragthreshold); 1918 DPRINTF(("Setting frag threshold to %u\n", le32toh(data))); 1919 error = ipw_cmd(sc, IPW_CMD_SET_FRAG_THRESHOLD, &data, sizeof data); 1920 if (error != 0) 1921 return error; 1922 1923#ifdef IPW_DEBUG 1924 if (ipw_debug > 0) { 1925 printf("Setting ESSID to "); 1926 ieee80211_print_essid(ic->ic_des_essid, ic->ic_des_esslen); 1927 printf("\n"); 1928 } 1929#endif 1930 error = ipw_cmd(sc, IPW_CMD_SET_ESSID, ic->ic_des_essid, 1931 ic->ic_des_esslen); 1932 if (error != 0) 1933 return error; 1934 1935 /* no mandatory BSSID */ 1936 DPRINTF(("Setting mandatory BSSID to null\n")); 1937 error = ipw_cmd(sc, IPW_CMD_SET_MANDATORY_BSSID, NULL, 0); 1938 if (error != 0) 1939 return error; 1940 1941 if (ic->ic_flags & IEEE80211_F_DESBSSID) { 1942 DPRINTF(("Setting desired BSSID to %6D\n", ic->ic_des_bssid, 1943 ":")); 1944 error = ipw_cmd(sc, IPW_CMD_SET_DESIRED_BSSID, 1945 ic->ic_des_bssid, IEEE80211_ADDR_LEN); 1946 if (error != 0) 1947 return error; 1948 } 1949 1950 bzero(&security, sizeof security); 1951 security.authmode = (ic->ic_bss->ni_authmode == IEEE80211_AUTH_SHARED) ? 1952 IPW_AUTH_SHARED : IPW_AUTH_OPEN; 1953 security.ciphers = htole32(IPW_CIPHER_NONE); 1954 DPRINTF(("Setting authmode to %u\n", security.authmode)); 1955 error = ipw_cmd(sc, IPW_CMD_SET_SECURITY_INFORMATION, &security, 1956 sizeof security); 1957 if (error != 0) 1958 return error; 1959 1960 if (ic->ic_flags & IEEE80211_F_PRIVACY) { 1961 k = ic->ic_crypto.cs_nw_keys; 1962 for (i = 0; i < IEEE80211_WEP_NKID; i++, k++) { 1963 if (k->wk_keylen == 0) 1964 continue; 1965 1966 wepkey.idx = i; 1967 wepkey.len = k->wk_keylen; 1968 bzero(wepkey.key, sizeof wepkey.key); 1969 bcopy(k->wk_key, wepkey.key, k->wk_keylen); 1970 DPRINTF(("Setting wep key index %u len %u\n", 1971 wepkey.idx, wepkey.len)); 1972 error = ipw_cmd(sc, IPW_CMD_SET_WEP_KEY, &wepkey, 1973 sizeof wepkey); 1974 if (error != 0) 1975 return error; 1976 } 1977 1978 data = htole32(ic->ic_crypto.cs_def_txkey); 1979 DPRINTF(("Setting wep tx key index to %u\n", le32toh(data))); 1980 error = ipw_cmd(sc, IPW_CMD_SET_WEP_KEY_INDEX, &data, 1981 sizeof data); 1982 if (error != 0) 1983 return error; 1984 } 1985 1986 data = htole32((ic->ic_flags & IEEE80211_F_PRIVACY) ? IPW_WEPON : 0); 1987 DPRINTF(("Setting wep flags to 0x%x\n", le32toh(data))); 1988 error = ipw_cmd(sc, IPW_CMD_SET_WEP_FLAGS, &data, sizeof data); 1989 if (error != 0) 1990 return error; 1991 1992#if 0 1993 struct ipw_wpa_ie ie; 1994 1995 bzero(&ie, sizeof ie); 1996 ie.len = htole32(sizeof (struct ieee80211_ie_wpa)); 1997 DPRINTF(("Setting wpa ie\n")); 1998 error = ipw_cmd(sc, IPW_CMD_SET_WPA_IE, &ie, sizeof ie); 1999 if (error != 0) 2000 return error; 2001#endif 2002 2003 if (ic->ic_opmode == IEEE80211_M_IBSS) { 2004 data = htole32(ic->ic_bintval); 2005 DPRINTF(("Setting beacon interval to %u\n", le32toh(data))); 2006 error = ipw_cmd(sc, IPW_CMD_SET_BEACON_INTERVAL, &data, 2007 sizeof data); 2008 if (error != 0) 2009 return error; 2010 } 2011 2012 options.flags = 0; 2013 options.channels = htole32(0x3fff); /* scan channels 1-14 */ 2014 DPRINTF(("Setting scan options to 0x%x\n", le32toh(options.flags))); 2015 error = ipw_cmd(sc, IPW_CMD_SET_SCAN_OPTIONS, &options, sizeof options); 2016 if (error != 0) 2017 return error; 2018 2019 /* finally, enable adapter (start scanning for an access point) */ 2020 DPRINTF(("Enabling adapter\n")); 2021 return ipw_cmd(sc, IPW_CMD_ENABLE, NULL, 0); 2022} 2023 2024static void 2025ipw_init(void *priv) 2026{ 2027 struct ipw_softc *sc = priv; 2028 struct ieee80211com *ic = &sc->sc_ic; 2029 struct ifnet *ifp = ic->ic_ifp; 2030 struct ipw_firmware *fw = &sc->fw; 2031 2032 /* exit immediately if firmware has not been ioctl'd */ 2033 if (!(sc->flags & IPW_FLAG_FW_CACHED)) { 2034 if (!(sc->flags & IPW_FLAG_FW_WARNED)) 2035 device_printf(sc->sc_dev, "Please load firmware\n"); 2036 sc->flags |= IPW_FLAG_FW_WARNED; 2037 ifp->if_flags &= ~IFF_UP; 2038 return; 2039 } 2040 2041 ipw_stop(sc); 2042 2043 if (ipw_reset(sc) != 0) { 2044 device_printf(sc->sc_dev, "could not reset adapter\n"); 2045 goto fail; 2046 } 2047 2048 if (ipw_load_ucode(sc, fw->ucode, fw->ucode_size) != 0) { 2049 device_printf(sc->sc_dev, "could not load microcode\n"); 2050 goto fail; 2051 } 2052 2053 ipw_stop_master(sc); 2054 2055 /* 2056 * Setup tx, rx and status rings. 2057 */ 2058 sc->txold = IPW_NTBD - 1; 2059 sc->txcur = 0; 2060 sc->txfree = IPW_NTBD - 2; 2061 sc->rxcur = IPW_NRBD - 1; 2062 2063 CSR_WRITE_4(sc, IPW_CSR_TX_BASE, sc->tbd_phys); 2064 CSR_WRITE_4(sc, IPW_CSR_TX_SIZE, IPW_NTBD); 2065 CSR_WRITE_4(sc, IPW_CSR_TX_READ, 0); 2066 CSR_WRITE_4(sc, IPW_CSR_TX_WRITE, sc->txcur); 2067 2068 CSR_WRITE_4(sc, IPW_CSR_RX_BASE, sc->rbd_phys); 2069 CSR_WRITE_4(sc, IPW_CSR_RX_SIZE, IPW_NRBD); 2070 CSR_WRITE_4(sc, IPW_CSR_RX_READ, 0); 2071 CSR_WRITE_4(sc, IPW_CSR_RX_WRITE, sc->rxcur); 2072 2073 CSR_WRITE_4(sc, IPW_CSR_STATUS_BASE, sc->status_phys); 2074 2075 if (ipw_load_firmware(sc, fw->main, fw->main_size) != 0) { 2076 device_printf(sc->sc_dev, "could not load firmware\n"); 2077 goto fail; 2078 } 2079 2080 sc->flags |= IPW_FLAG_FW_INITED; 2081 2082 /* retrieve information tables base addresses */ 2083 sc->table1_base = CSR_READ_4(sc, IPW_CSR_TABLE1_BASE); 2084 sc->table2_base = CSR_READ_4(sc, IPW_CSR_TABLE2_BASE); 2085 2086 ipw_write_table1(sc, IPW_INFO_LOCK, 0); 2087 2088 if (ipw_config(sc) != 0) { 2089 device_printf(sc->sc_dev, "device configuration failed\n"); 2090 goto fail; 2091 } 2092 2093 ifp->if_drv_flags &= ~IFF_DRV_OACTIVE; 2094 ifp->if_drv_flags |= IFF_DRV_RUNNING; 2095 2096 return; 2097 2098fail: ifp->if_flags &= ~IFF_UP; 2099 ipw_stop(sc); 2100} 2101 2102static void 2103ipw_stop(void *priv) 2104{ 2105 struct ipw_softc *sc = priv; 2106 struct ieee80211com *ic = &sc->sc_ic; 2107 struct ifnet *ifp = ic->ic_ifp; 2108 int i; 2109 2110 ipw_stop_master(sc); 2111 2112 CSR_WRITE_4(sc, IPW_CSR_RST, IPW_RST_SW_RESET); 2113 2114 /* 2115 * Release tx buffers. 2116 */ 2117 for (i = 0; i < IPW_NTBD; i++) 2118 ipw_release_sbd(sc, &sc->stbd_list[i]); 2119 2120 sc->sc_tx_timer = 0; 2121 ifp->if_timer = 0; 2122 ifp->if_drv_flags &= ~(IFF_DRV_RUNNING | IFF_DRV_OACTIVE); 2123 2124 ieee80211_new_state(ic, IEEE80211_S_INIT, -1); 2125} 2126 2127#ifdef IPW_DEBUG 2128static int 2129ipw_sysctl_stats(SYSCTL_HANDLER_ARGS) 2130{ 2131 struct ipw_softc *sc = arg1; 2132 uint32_t i, size, buf[256]; 2133 2134 if (!(sc->flags & IPW_FLAG_FW_INITED)) { 2135 bzero(buf, sizeof buf); 2136 return SYSCTL_OUT(req, buf, sizeof buf); 2137 } 2138 2139 CSR_WRITE_4(sc, IPW_CSR_AUTOINC_ADDR, sc->table1_base); 2140 2141 size = min(CSR_READ_4(sc, IPW_CSR_AUTOINC_DATA), 256); 2142 for (i = 1; i < size; i++) 2143 buf[i] = MEM_READ_4(sc, CSR_READ_4(sc, IPW_CSR_AUTOINC_DATA)); 2144 2145 return SYSCTL_OUT(req, buf, sizeof buf); 2146} 2147#endif 2148 2149static int 2150ipw_sysctl_radio(SYSCTL_HANDLER_ARGS) 2151{ 2152 struct ipw_softc *sc = arg1; 2153 int val; 2154 2155 val = !((sc->flags & IPW_FLAG_HAS_RADIO_SWITCH) && 2156 (CSR_READ_4(sc, IPW_CSR_IO) & IPW_IO_RADIO_DISABLED)); 2157 2158 return SYSCTL_OUT(req, &val, sizeof val); 2159} 2160 2161static uint32_t 2162ipw_read_table1(struct ipw_softc *sc, uint32_t off) 2163{ 2164 return MEM_READ_4(sc, MEM_READ_4(sc, sc->table1_base + off)); 2165} 2166 2167static void 2168ipw_write_table1(struct ipw_softc *sc, uint32_t off, uint32_t info) 2169{ 2170 MEM_WRITE_4(sc, MEM_READ_4(sc, sc->table1_base + off), info); 2171} 2172 2173static int 2174ipw_read_table2(struct ipw_softc *sc, uint32_t off, void *buf, uint32_t *len) 2175{ 2176 uint32_t addr, info; 2177 uint16_t count, size; 2178 uint32_t total; 2179 2180 /* addr[4] + count[2] + size[2] */ 2181 addr = MEM_READ_4(sc, sc->table2_base + off); 2182 info = MEM_READ_4(sc, sc->table2_base + off + 4); 2183 2184 count = info >> 16; 2185 size = info & 0xffff; 2186 total = count * size; 2187 2188 if (total > *len) { 2189 *len = total; 2190 return EINVAL; 2191 } 2192 2193 *len = total; 2194 ipw_read_mem_1(sc, addr, buf, total); 2195 2196 return 0; 2197} 2198 2199static void 2200ipw_read_mem_1(struct ipw_softc *sc, bus_size_t offset, uint8_t *datap, 2201 bus_size_t count) 2202{ 2203 for (; count > 0; offset++, datap++, count--) { 2204 CSR_WRITE_4(sc, IPW_CSR_INDIRECT_ADDR, offset & ~3); 2205 *datap = CSR_READ_1(sc, IPW_CSR_INDIRECT_DATA + (offset & 3)); 2206 } 2207} 2208 2209static void 2210ipw_write_mem_1(struct ipw_softc *sc, bus_size_t offset, uint8_t *datap, 2211 bus_size_t count) 2212{ 2213 for (; count > 0; offset++, datap++, count--) { 2214 CSR_WRITE_4(sc, IPW_CSR_INDIRECT_ADDR, offset & ~3); 2215 CSR_WRITE_1(sc, IPW_CSR_INDIRECT_DATA + (offset & 3), *datap); 2216 } 2217} 2218