if_athvar.h revision 250665
1116743Ssam/*- 2186904Ssam * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting 3116743Ssam * All rights reserved. 4116743Ssam * 5116743Ssam * Redistribution and use in source and binary forms, with or without 6116743Ssam * modification, are permitted provided that the following conditions 7116743Ssam * are met: 8116743Ssam * 1. Redistributions of source code must retain the above copyright 9116743Ssam * notice, this list of conditions and the following disclaimer, 10116743Ssam * without modification. 11116743Ssam * 2. Redistributions in binary form must reproduce at minimum a disclaimer 12116743Ssam * similar to the "NO WARRANTY" disclaimer below ("Disclaimer") and any 13116743Ssam * redistribution must be conditioned upon including a substantially 14116743Ssam * similar Disclaimer requirement for further binary redistribution. 15116743Ssam * 16116743Ssam * NO WARRANTY 17116743Ssam * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 18116743Ssam * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 19116743Ssam * LIMITED TO, THE IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTIBILITY 20116743Ssam * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL 21116743Ssam * THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, 22116743Ssam * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 23116743Ssam * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 24116743Ssam * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER 25116743Ssam * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 26116743Ssam * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 27116743Ssam * THE POSSIBILITY OF SUCH DAMAGES. 28116743Ssam * 29116743Ssam * $FreeBSD: head/sys/dev/ath/if_athvar.h 250665 2013-05-15 18:33:05Z adrian $ 30116743Ssam */ 31116743Ssam 32116743Ssam/* 33116743Ssam * Defintions for the Atheros Wireless LAN controller driver. 34116743Ssam */ 35116743Ssam#ifndef _DEV_ATH_ATHVAR_H 36116743Ssam#define _DEV_ATH_ATHVAR_H 37116743Ssam 38241567Sadrian#include <machine/atomic.h> 39241567Sadrian 40185522Ssam#include <dev/ath/ath_hal/ah.h> 41185522Ssam#include <dev/ath/ath_hal/ah_desc.h> 42119783Ssam#include <net80211/ieee80211_radiotap.h> 43116743Ssam#include <dev/ath/if_athioctl.h> 44138570Ssam#include <dev/ath/if_athrate.h> 45242782Sadrian#ifdef ATH_DEBUG_ALQ 46242782Sadrian#include <dev/ath/if_ath_alq.h> 47242782Sadrian#endif 48116743Ssam 49116743Ssam#define ATH_TIMEOUT 1000 50116743Ssam 51220033Sadrian/* 52237000Sadrian * There is a separate TX ath_buf pool for management frames. 53237000Sadrian * This ensures that management frames such as probe responses 54237000Sadrian * and BAR frames can be transmitted during periods of high 55237000Sadrian * TX activity. 56237000Sadrian */ 57237000Sadrian#define ATH_MGMT_TXBUF 32 58237000Sadrian 59237000Sadrian/* 60220033Sadrian * 802.11n requires more TX and RX buffers to do AMPDU. 61220033Sadrian */ 62220053Sadrian#ifdef ATH_ENABLE_11N 63235804Sadrian#define ATH_TXBUF 512 64220033Sadrian#define ATH_RXBUF 512 65220033Sadrian#endif 66220033Sadrian 67155481Ssam#ifndef ATH_RXBUF 68116743Ssam#define ATH_RXBUF 40 /* number of RX buffers */ 69155481Ssam#endif 70155481Ssam#ifndef ATH_TXBUF 71170530Ssam#define ATH_TXBUF 200 /* number of TX buffers */ 72155481Ssam#endif 73178354Ssam#define ATH_BCBUF 4 /* number of beacon buffers */ 74178354Ssam 75140438Ssam#define ATH_TXDESC 10 /* number of descriptors per buffer */ 76138570Ssam#define ATH_TXMAXTRY 11 /* max number of transmit attempts */ 77155480Ssam#define ATH_TXMGTTRY 4 /* xmit attempts for mgt/ctl frames */ 78138570Ssam#define ATH_TXINTR_PERIOD 5 /* max number of batched tx descriptors */ 79116743Ssam 80225818Sadrian#define ATH_BEACON_AIFS_DEFAULT 1 /* default aifs for ap beacon q */ 81147067Ssam#define ATH_BEACON_CWMIN_DEFAULT 0 /* default cwmin for ap beacon q */ 82147067Ssam#define ATH_BEACON_CWMAX_DEFAULT 0 /* default cwmax for ap beacon q */ 83147067Ssam 84147057Ssam/* 85147057Ssam * The key cache is used for h/w cipher state and also for 86147057Ssam * tracking station state such as the current tx antenna. 87147057Ssam * We also setup a mapping table between key cache slot indices 88147057Ssam * and station state to short-circuit node lookups on rx. 89147057Ssam * Different parts have different size key caches. We handle 90147057Ssam * up to ATH_KEYMAX entries (could dynamically allocate state). 91147057Ssam */ 92147057Ssam#define ATH_KEYMAX 128 /* max key cache size we handle */ 93147057Ssam#define ATH_KEYBYTES (ATH_KEYMAX/NBBY) /* storage space in bytes */ 94147057Ssam 95170530Ssamstruct taskqueue; 96170530Ssamstruct kthread; 97170530Ssamstruct ath_buf; 98170530Ssam 99227328Sadrian#define ATH_TID_MAX_BUFS (2 * IEEE80211_AGGR_BAWMAX) 100227328Sadrian 101227328Sadrian/* 102227328Sadrian * Per-TID state 103227328Sadrian * 104227328Sadrian * Note that TID 16 (WME_NUM_TID+1) is for handling non-QoS frames. 105227328Sadrian */ 106227328Sadrianstruct ath_tid { 107241336Sadrian TAILQ_HEAD(,ath_buf) tid_q; /* pending buffers */ 108227328Sadrian struct ath_node *an; /* pointer to parent */ 109227328Sadrian int tid; /* tid */ 110227328Sadrian int ac; /* which AC gets this trafic */ 111227328Sadrian int hwq_depth; /* how many buffers are on HW */ 112243786Sadrian u_int axq_depth; /* SW queue depth */ 113227328Sadrian 114240585Sadrian struct { 115241336Sadrian TAILQ_HEAD(,ath_buf) tid_q; /* filtered queue */ 116240585Sadrian u_int axq_depth; /* SW queue depth */ 117240585Sadrian } filtq; 118240585Sadrian 119227328Sadrian /* 120227328Sadrian * Entry on the ath_txq; when there's traffic 121227328Sadrian * to send 122227328Sadrian */ 123227328Sadrian TAILQ_ENTRY(ath_tid) axq_qelem; 124227328Sadrian int sched; 125227328Sadrian int paused; /* >0 if the TID has been paused */ 126240585Sadrian 127240585Sadrian /* 128240585Sadrian * These are flags - perhaps later collapse 129240585Sadrian * down to a single uint32_t ? 130240585Sadrian */ 131235774Sadrian int addba_tx_pending; /* TX ADDBA pending */ 132233908Sadrian int bar_wait; /* waiting for BAR */ 133233908Sadrian int bar_tx; /* BAR TXed */ 134240585Sadrian int isfiltered; /* is this node currently filtered */ 135227328Sadrian 136227328Sadrian /* 137227328Sadrian * Is the TID being cleaned up after a transition 138227328Sadrian * from aggregation to non-aggregation? 139227328Sadrian * When this is set to 1, this TID will be paused 140227328Sadrian * and no further traffic will be queued until all 141227328Sadrian * the hardware packets pending for this TID have been 142227328Sadrian * TXed/completed; at which point (non-aggregation) 143227328Sadrian * traffic will resume being TXed. 144227328Sadrian */ 145227328Sadrian int cleanup_inprogress; 146227328Sadrian /* 147227328Sadrian * How many hardware-queued packets are 148227328Sadrian * waiting to be cleaned up. 149227328Sadrian * This is only valid if cleanup_inprogress is 1. 150227328Sadrian */ 151227328Sadrian int incomp; 152227328Sadrian 153227328Sadrian /* 154227328Sadrian * The following implements a ring representing 155227328Sadrian * the frames in the current BAW. 156227328Sadrian * To avoid copying the array content each time 157227328Sadrian * the BAW is moved, the baw_head/baw_tail point 158227328Sadrian * to the current BAW begin/end; when the BAW is 159227328Sadrian * shifted the head/tail of the array are also 160227328Sadrian * appropriately shifted. 161227328Sadrian */ 162227328Sadrian /* active tx buffers, beginning at current BAW */ 163227328Sadrian struct ath_buf *tx_buf[ATH_TID_MAX_BUFS]; 164227328Sadrian /* where the baw head is in the array */ 165227328Sadrian int baw_head; 166227328Sadrian /* where the BAW tail is in the array */ 167227328Sadrian int baw_tail; 168227328Sadrian}; 169227328Sadrian 170138570Ssam/* driver-specific node state */ 171116743Ssamstruct ath_node { 172119150Ssam struct ieee80211_node an_node; /* base class */ 173178354Ssam u_int8_t an_mgmtrix; /* min h/w rate index */ 174178354Ssam u_int8_t an_mcastrix; /* mcast h/w rate index */ 175241170Sadrian uint32_t an_is_powersave; /* node is sleeping */ 176242271Sadrian uint32_t an_stack_psq; /* net80211 psq isn't empty */ 177242271Sadrian uint32_t an_tim_set; /* TIM has been set */ 178170530Ssam struct ath_buf *an_ff_buf[WME_NUM_AC]; /* ff staging area */ 179227328Sadrian struct ath_tid an_tid[IEEE80211_TID_SIZE]; /* per-TID state */ 180227328Sadrian char an_name[32]; /* eg "wlan0_a1" */ 181250607Sadrian struct mtx an_mtx; /* protecting the rate control state */ 182241567Sadrian uint32_t an_swq_depth; /* how many SWQ packets for this 183241567Sadrian node */ 184245708Sadrian int clrdmask; /* has clrdmask been set */ 185250665Sadrian uint32_t an_leak_count; /* How many frames to leak during pause */ 186138570Ssam /* variable-length rate control state follows */ 187116743Ssam}; 188138570Ssam#define ATH_NODE(ni) ((struct ath_node *)(ni)) 189138570Ssam#define ATH_NODE_CONST(ni) ((const struct ath_node *)(ni)) 190116743Ssam 191138570Ssam#define ATH_RSSI_LPF_LEN 10 192138570Ssam#define ATH_RSSI_DUMMY_MARKER 0x127 193138570Ssam#define ATH_EP_MUL(x, mul) ((x) * (mul)) 194138570Ssam#define ATH_RSSI_IN(x) (ATH_EP_MUL((x), HAL_RSSI_EP_MULTIPLIER)) 195138570Ssam#define ATH_LPF_RSSI(x, y, len) \ 196138570Ssam ((x != ATH_RSSI_DUMMY_MARKER) ? (((x) * ((len) - 1) + (y)) / (len)) : (y)) 197138570Ssam#define ATH_RSSI_LPF(x, y) do { \ 198138570Ssam if ((y) >= -20) \ 199138570Ssam x = ATH_LPF_RSSI((x), ATH_RSSI_IN((y)), ATH_RSSI_LPF_LEN); \ 200138570Ssam} while (0) 201184358Ssam#define ATH_EP_RND(x,mul) \ 202184358Ssam ((((x)%(mul)) >= ((mul)/2)) ? ((x) + ((mul) - 1)) / (mul) : (x)/(mul)) 203184358Ssam#define ATH_RSSI(x) ATH_EP_RND(x, HAL_RSSI_EP_MULTIPLIER) 204138570Ssam 205237000Sadriantypedef enum { 206237000Sadrian ATH_BUFTYPE_NORMAL = 0, 207237000Sadrian ATH_BUFTYPE_MGMT = 1, 208237000Sadrian} ath_buf_type_t; 209237000Sadrian 210116743Ssamstruct ath_buf { 211227344Sadrian TAILQ_ENTRY(ath_buf) bf_list; 212227328Sadrian struct ath_buf * bf_next; /* next buffer in the aggregate */ 213116743Ssam int bf_nseg; 214238436Sadrian HAL_STATUS bf_rxstatus; 215186904Ssam uint16_t bf_flags; /* status flags (below) */ 216239282Sadrian uint16_t bf_descid; /* 16 bit descriptor ID */ 217116743Ssam struct ath_desc *bf_desc; /* virtual addr of desc */ 218165185Ssam struct ath_desc_status bf_status; /* tx/rx status */ 219116743Ssam bus_addr_t bf_daddr; /* physical addr of desc */ 220138570Ssam bus_dmamap_t bf_dmamap; /* DMA map for mbuf chain */ 221116743Ssam struct mbuf *bf_m; /* mbuf for buf */ 222116743Ssam struct ieee80211_node *bf_node; /* pointer to the node */ 223227328Sadrian struct ath_desc *bf_lastds; /* last descriptor for comp status */ 224227328Sadrian struct ath_buf *bf_last; /* last buffer in aggregate, or self for non-aggregate */ 225116743Ssam bus_size_t bf_mapsize; 226140438Ssam#define ATH_MAX_SCATTER ATH_TXDESC /* max(tx,rx,beacon) desc's */ 227116743Ssam bus_dma_segment_t bf_segs[ATH_MAX_SCATTER]; 228227328Sadrian 229227328Sadrian /* Completion function to call on TX complete (fail or not) */ 230227328Sadrian /* 231227328Sadrian * "fail" here is set to 1 if the queue entries were removed 232227328Sadrian * through a call to ath_tx_draintxq(). 233227328Sadrian */ 234227328Sadrian void(* bf_comp) (struct ath_softc *sc, struct ath_buf *bf, int fail); 235227328Sadrian 236227328Sadrian /* This state is kept to support software retries and aggregation */ 237227328Sadrian struct { 238237046Sadrian uint16_t bfs_seqno; /* sequence number of this packet */ 239227328Sadrian uint16_t bfs_ndelim; /* number of delims for padding */ 240227328Sadrian 241237046Sadrian uint8_t bfs_retries; /* retry count */ 242237046Sadrian uint8_t bfs_tid; /* packet TID (or TID_MAX for no QoS) */ 243237046Sadrian uint8_t bfs_nframes; /* number of frames in aggregate */ 244237046Sadrian uint8_t bfs_pri; /* packet AC priority */ 245244109Sadrian uint8_t bfs_tx_queue; /* destination hardware TX queue */ 246237046Sadrian 247234109Sadrian u_int32_t bfs_aggr:1, /* part of aggregate? */ 248234109Sadrian bfs_aggrburst:1, /* part of aggregate burst? */ 249234109Sadrian bfs_isretried:1, /* retried frame? */ 250234109Sadrian bfs_dobaw:1, /* actually check against BAW? */ 251234109Sadrian bfs_addedbaw:1, /* has been added to the BAW */ 252234109Sadrian bfs_shpream:1, /* use short preamble */ 253234109Sadrian bfs_istxfrag:1, /* is fragmented */ 254234109Sadrian bfs_ismrr:1, /* do multi-rate TX retry */ 255234109Sadrian bfs_doprot:1, /* do RTS/CTS based protection */ 256236872Sadrian bfs_doratelookup:1; /* do rate lookup before each TX */ 257234109Sadrian 258227328Sadrian /* 259227328Sadrian * These fields are passed into the 260227328Sadrian * descriptor setup functions. 261227328Sadrian */ 262237153Sadrian 263237153Sadrian /* Make this an 8 bit value? */ 264227328Sadrian HAL_PKT_TYPE bfs_atype; /* packet type */ 265237153Sadrian 266237153Sadrian uint32_t bfs_pktlen; /* length of this packet */ 267237153Sadrian 268237153Sadrian uint16_t bfs_hdrlen; /* length of this packet header */ 269227328Sadrian uint16_t bfs_al; /* length of aggregate */ 270237153Sadrian 271237153Sadrian uint16_t bfs_txflags; /* HAL (tx) descriptor flags */ 272237153Sadrian uint8_t bfs_txrate0; /* first TX rate */ 273237153Sadrian uint8_t bfs_try0; /* first try count */ 274237153Sadrian 275237153Sadrian uint16_t bfs_txpower; /* tx power */ 276227328Sadrian uint8_t bfs_ctsrate0; /* Non-zero - use this as ctsrate */ 277237153Sadrian uint8_t bfs_ctsrate; /* CTS rate */ 278237153Sadrian 279237153Sadrian /* 16 bit? */ 280237153Sadrian int32_t bfs_keyix; /* crypto key index */ 281237153Sadrian int32_t bfs_txantenna; /* TX antenna config */ 282237153Sadrian 283237153Sadrian /* Make this an 8 bit value? */ 284227328Sadrian enum ieee80211_protmode bfs_protmode; 285237153Sadrian 286237153Sadrian /* 16 bit? */ 287237153Sadrian uint32_t bfs_ctsduration; /* CTS duration (pre-11n NICs) */ 288227328Sadrian struct ath_rc_series bfs_rc[ATH_RC_NUM]; /* non-11n TX series */ 289227328Sadrian } bf_state; 290116743Ssam}; 291227344Sadriantypedef TAILQ_HEAD(ath_bufhead_s, ath_buf) ath_bufhead; 292116743Ssam 293237000Sadrian#define ATH_BUF_MGMT 0x00000001 /* (tx) desc is a mgmt desc */ 294186904Ssam#define ATH_BUF_BUSY 0x00000002 /* (tx) desc owned by h/w */ 295248745Sadrian#define ATH_BUF_FIFOEND 0x00000004 296248745Sadrian#define ATH_BUF_FIFOPTR 0x00000008 297186904Ssam 298248745Sadrian#define ATH_BUF_FLAGS_CLONE (ATH_BUF_MGMT) 299248745Sadrian 300138570Ssam/* 301138570Ssam * DMA state for tx/rx descriptors. 302138570Ssam */ 303138570Ssamstruct ath_descdma { 304138570Ssam const char* dd_name; 305138570Ssam struct ath_desc *dd_desc; /* descriptors */ 306238708Sadrian int dd_descsize; /* size of single descriptor */ 307138570Ssam bus_addr_t dd_desc_paddr; /* physical addr of dd_desc */ 308158298Ssam bus_size_t dd_desc_len; /* size of dd_desc */ 309138570Ssam bus_dma_segment_t dd_dseg; 310138570Ssam bus_dma_tag_t dd_dmat; /* bus DMA tag */ 311138570Ssam bus_dmamap_t dd_dmamap; /* DMA map for descriptors */ 312138570Ssam struct ath_buf *dd_bufptr; /* associated buffers */ 313138570Ssam}; 314138570Ssam 315138570Ssam/* 316138570Ssam * Data transmit queue state. One of these exists for each 317138570Ssam * hardware transmit queue. Packets sent to us from above 318138570Ssam * are assigned to queues based on their priority. Not all 319138570Ssam * devices support a complete set of hardware transmit queues. 320138570Ssam * For those devices the array sc_ac2q will map multiple 321138570Ssam * priorities to fewer hardware queues (typically all to one 322138570Ssam * hardware queue). 323138570Ssam */ 324138570Ssamstruct ath_txq { 325227328Sadrian struct ath_softc *axq_softc; /* Needed for scheduling */ 326138570Ssam u_int axq_qnum; /* hardware q number */ 327178354Ssam#define ATH_TXQ_SWQ (HAL_NUM_TX_QUEUES+1) /* qnum for s/w only queue */ 328190579Ssam u_int axq_ac; /* WME AC */ 329186904Ssam u_int axq_flags; 330186904Ssam#define ATH_TXQ_PUTPENDING 0x0001 /* ath_hal_puttxbuf pending */ 331156073Ssam u_int axq_depth; /* queue depth (stat only) */ 332227328Sadrian u_int axq_aggr_depth; /* how many aggregates are queued */ 333138570Ssam u_int axq_intrcnt; /* interrupt count */ 334138570Ssam u_int32_t *axq_link; /* link ptr in last TX desc */ 335227344Sadrian TAILQ_HEAD(axq_q_s, ath_buf) axq_q; /* transmit queue */ 336248671Sadrian struct mtx axq_lock; /* lock on q and link */ 337248671Sadrian 338248311Sadrian /* 339248745Sadrian * This is the FIFO staging buffer when doing EDMA. 340248745Sadrian * 341248745Sadrian * For legacy chips, we just push the head pointer to 342248745Sadrian * the hardware and we ignore this list. 343248745Sadrian * 344248745Sadrian * For EDMA, the staging buffer is treated as normal; 345248745Sadrian * when it's time to push a list of frames to the hardware 346248745Sadrian * we move that list here and we stamp buffers with 347248745Sadrian * flags to identify the beginning/end of that particular 348248745Sadrian * FIFO entry. 349248745Sadrian */ 350248745Sadrian struct { 351248745Sadrian TAILQ_HEAD(axq_q_f_s, ath_buf) axq_q; 352248745Sadrian u_int axq_depth; 353248745Sadrian } fifo; 354248745Sadrian u_int axq_fifo_depth; /* depth of FIFO frames */ 355248745Sadrian 356248745Sadrian /* 357248311Sadrian * XXX the holdingbf field is protected by the TXBUF lock 358248671Sadrian * for now, NOT the TXQ lock. 359248311Sadrian * 360248311Sadrian * Architecturally, it would likely be better to move 361248311Sadrian * the holdingbf field to a separate array in ath_softc 362248311Sadrian * just to highlight that it's not protected by the normal 363248311Sadrian * TX path lock. 364248311Sadrian */ 365248264Sadrian struct ath_buf *axq_holdingbf; /* holding TX buffer */ 366155482Ssam char axq_name[12]; /* e.g. "ath0_txq4" */ 367227344Sadrian 368227328Sadrian /* Per-TID traffic queue for software -> hardware TX */ 369248671Sadrian /* 370248671Sadrian * This is protected by the general TX path lock, not (for now) 371248671Sadrian * by the TXQ lock. 372248671Sadrian */ 373227328Sadrian TAILQ_HEAD(axq_t_s,ath_tid) axq_tidq; 374138570Ssam}; 375138570Ssam 376248671Sadrian#define ATH_TXQ_LOCK_INIT(_sc, _tq) do { \ 377248671Sadrian snprintf((_tq)->axq_name, sizeof((_tq)->axq_name), "%s_txq%u", \ 378248671Sadrian device_get_nameunit((_sc)->sc_dev), (_tq)->axq_qnum); \ 379248671Sadrian mtx_init(&(_tq)->axq_lock, (_tq)->axq_name, NULL, MTX_DEF); \ 380248671Sadrian } while (0) 381248671Sadrian#define ATH_TXQ_LOCK_DESTROY(_tq) mtx_destroy(&(_tq)->axq_lock) 382248671Sadrian#define ATH_TXQ_LOCK(_tq) mtx_lock(&(_tq)->axq_lock) 383248671Sadrian#define ATH_TXQ_UNLOCK(_tq) mtx_unlock(&(_tq)->axq_lock) 384248671Sadrian#define ATH_TXQ_LOCK_ASSERT(_tq) mtx_assert(&(_tq)->axq_lock, MA_OWNED) 385250391Sadrian#define ATH_TXQ_UNLOCK_ASSERT(_tq) mtx_assert(&(_tq)->axq_lock, \ 386250391Sadrian MA_NOTOWNED) 387248671Sadrian 388248671Sadrian 389227328Sadrian#define ATH_NODE_LOCK(_an) mtx_lock(&(_an)->an_mtx) 390227328Sadrian#define ATH_NODE_UNLOCK(_an) mtx_unlock(&(_an)->an_mtx) 391227328Sadrian#define ATH_NODE_LOCK_ASSERT(_an) mtx_assert(&(_an)->an_mtx, MA_OWNED) 392241170Sadrian#define ATH_NODE_UNLOCK_ASSERT(_an) mtx_assert(&(_an)->an_mtx, \ 393241170Sadrian MA_NOTOWNED) 394227328Sadrian 395241336Sadrian/* 396241336Sadrian * These are for the hardware queue. 397241336Sadrian */ 398227344Sadrian#define ATH_TXQ_INSERT_HEAD(_tq, _elm, _field) do { \ 399227344Sadrian TAILQ_INSERT_HEAD(&(_tq)->axq_q, (_elm), _field); \ 400227344Sadrian (_tq)->axq_depth++; \ 401227344Sadrian} while (0) 402138570Ssam#define ATH_TXQ_INSERT_TAIL(_tq, _elm, _field) do { \ 403227344Sadrian TAILQ_INSERT_TAIL(&(_tq)->axq_q, (_elm), _field); \ 404138570Ssam (_tq)->axq_depth++; \ 405138570Ssam} while (0) 406227344Sadrian#define ATH_TXQ_REMOVE(_tq, _elm, _field) do { \ 407227344Sadrian TAILQ_REMOVE(&(_tq)->axq_q, _elm, _field); \ 408138570Ssam (_tq)->axq_depth--; \ 409138570Ssam} while (0) 410239197Sadrian#define ATH_TXQ_FIRST(_tq) TAILQ_FIRST(&(_tq)->axq_q) 411227344Sadrian#define ATH_TXQ_LAST(_tq, _field) TAILQ_LAST(&(_tq)->axq_q, _field) 412138570Ssam 413241336Sadrian/* 414241566Sadrian * These are for the TID software queue. 415241336Sadrian */ 416241336Sadrian#define ATH_TID_INSERT_HEAD(_tq, _elm, _field) do { \ 417241336Sadrian TAILQ_INSERT_HEAD(&(_tq)->tid_q, (_elm), _field); \ 418241336Sadrian (_tq)->axq_depth++; \ 419250609Sadrian (_tq)->an->an_swq_depth++; \ 420241336Sadrian} while (0) 421241336Sadrian#define ATH_TID_INSERT_TAIL(_tq, _elm, _field) do { \ 422241336Sadrian TAILQ_INSERT_TAIL(&(_tq)->tid_q, (_elm), _field); \ 423241336Sadrian (_tq)->axq_depth++; \ 424250609Sadrian (_tq)->an->an_swq_depth++; \ 425241336Sadrian} while (0) 426241336Sadrian#define ATH_TID_REMOVE(_tq, _elm, _field) do { \ 427241336Sadrian TAILQ_REMOVE(&(_tq)->tid_q, _elm, _field); \ 428241336Sadrian (_tq)->axq_depth--; \ 429250609Sadrian (_tq)->an->an_swq_depth--; \ 430241336Sadrian} while (0) 431241336Sadrian#define ATH_TID_FIRST(_tq) TAILQ_FIRST(&(_tq)->tid_q) 432241336Sadrian#define ATH_TID_LAST(_tq, _field) TAILQ_LAST(&(_tq)->tid_q, _field) 433241336Sadrian 434241566Sadrian/* 435241566Sadrian * These are for the TID filtered frame queue 436241566Sadrian */ 437241566Sadrian#define ATH_TID_FILT_INSERT_HEAD(_tq, _elm, _field) do { \ 438241566Sadrian TAILQ_INSERT_HEAD(&(_tq)->filtq.tid_q, (_elm), _field); \ 439241566Sadrian (_tq)->axq_depth++; \ 440250609Sadrian (_tq)->an->an_swq_depth++; \ 441241566Sadrian} while (0) 442241566Sadrian#define ATH_TID_FILT_INSERT_TAIL(_tq, _elm, _field) do { \ 443241566Sadrian TAILQ_INSERT_TAIL(&(_tq)->filtq.tid_q, (_elm), _field); \ 444241566Sadrian (_tq)->axq_depth++; \ 445250609Sadrian (_tq)->an->an_swq_depth++; \ 446241566Sadrian} while (0) 447241566Sadrian#define ATH_TID_FILT_REMOVE(_tq, _elm, _field) do { \ 448241566Sadrian TAILQ_REMOVE(&(_tq)->filtq.tid_q, _elm, _field); \ 449241566Sadrian (_tq)->axq_depth--; \ 450250609Sadrian (_tq)->an->an_swq_depth--; \ 451241566Sadrian} while (0) 452241566Sadrian#define ATH_TID_FILT_FIRST(_tq) TAILQ_FIRST(&(_tq)->filtq.tid_q) 453241566Sadrian#define ATH_TID_FILT_LAST(_tq, _field) TAILQ_LAST(&(_tq)->filtq.tid_q,_field) 454241566Sadrian 455178354Ssamstruct ath_vap { 456178354Ssam struct ieee80211vap av_vap; /* base class */ 457178354Ssam int av_bslot; /* beacon slot index */ 458178354Ssam struct ath_buf *av_bcbuf; /* beacon buffer */ 459178354Ssam struct ieee80211_beacon_offsets av_boff;/* dynamic update state */ 460178354Ssam struct ath_txq av_mcastq; /* buffered mcast s/w queue */ 461178354Ssam 462178354Ssam void (*av_recv_mgmt)(struct ieee80211_node *, 463192468Ssam struct mbuf *, int, int, int); 464178354Ssam int (*av_newstate)(struct ieee80211vap *, 465178354Ssam enum ieee80211_state, int); 466178354Ssam void (*av_bmiss)(struct ieee80211vap *); 467241170Sadrian void (*av_node_ps)(struct ieee80211_node *, int); 468242271Sadrian int (*av_set_tim)(struct ieee80211_node *, int); 469250665Sadrian void (*av_recv_pspoll)(struct ieee80211_node *, 470250665Sadrian struct mbuf *); 471178354Ssam}; 472178354Ssam#define ATH_VAP(vap) ((struct ath_vap *)(vap)) 473178354Ssam 474155491Ssamstruct taskqueue; 475155486Ssamstruct ath_tx99; 476155486Ssam 477227328Sadrian/* 478227328Sadrian * Whether to reset the TX/RX queue with or without 479227328Sadrian * a queue flush. 480227328Sadrian */ 481227328Sadriantypedef enum { 482227328Sadrian ATH_RESET_DEFAULT = 0, 483227328Sadrian ATH_RESET_NOLOSS = 1, 484227328Sadrian ATH_RESET_FULL = 2, 485227328Sadrian} ATH_RESET_TYPE; 486227328Sadrian 487238055Sadrianstruct ath_rx_methods { 488248529Sadrian void (*recv_sched_queue)(struct ath_softc *sc, 489248529Sadrian HAL_RX_QUEUE q, int dosched); 490248529Sadrian void (*recv_sched)(struct ath_softc *sc, int dosched); 491238055Sadrian void (*recv_stop)(struct ath_softc *sc, int dodelay); 492238055Sadrian int (*recv_start)(struct ath_softc *sc); 493238055Sadrian void (*recv_flush)(struct ath_softc *sc); 494238055Sadrian void (*recv_tasklet)(void *arg, int npending); 495238055Sadrian int (*recv_rxbuf_init)(struct ath_softc *sc, 496238055Sadrian struct ath_buf *bf); 497238284Sadrian int (*recv_setup)(struct ath_softc *sc); 498238284Sadrian int (*recv_teardown)(struct ath_softc *sc); 499238055Sadrian}; 500238055Sadrian 501238284Sadrian/* 502238284Sadrian * Represent the current state of the RX FIFO. 503238284Sadrian */ 504238284Sadrianstruct ath_rx_edma { 505238284Sadrian struct ath_buf **m_fifo; 506238284Sadrian int m_fifolen; 507238284Sadrian int m_fifo_head; 508238284Sadrian int m_fifo_tail; 509238284Sadrian int m_fifo_depth; 510238284Sadrian struct mbuf *m_rxpending; 511238284Sadrian}; 512238284Sadrian 513238855Sadrianstruct ath_tx_edma_fifo { 514238855Sadrian struct ath_buf **m_fifo; 515238855Sadrian int m_fifolen; 516238855Sadrian int m_fifo_head; 517238855Sadrian int m_fifo_tail; 518238855Sadrian int m_fifo_depth; 519238855Sadrian}; 520238855Sadrian 521238710Sadrianstruct ath_tx_methods { 522238710Sadrian int (*xmit_setup)(struct ath_softc *sc); 523238710Sadrian int (*xmit_teardown)(struct ath_softc *sc); 524238931Sadrian void (*xmit_attach_comp_func)(struct ath_softc *sc); 525238931Sadrian 526238931Sadrian void (*xmit_dma_restart)(struct ath_softc *sc, 527238931Sadrian struct ath_txq *txq); 528238931Sadrian void (*xmit_handoff)(struct ath_softc *sc, 529238931Sadrian struct ath_txq *txq, struct ath_buf *bf); 530239204Sadrian void (*xmit_drain)(struct ath_softc *sc, 531239204Sadrian ATH_RESET_TYPE reset_type); 532238710Sadrian}; 533238710Sadrian 534116743Ssamstruct ath_softc { 535147256Sbrooks struct ifnet *sc_ifp; /* interface common */ 536138570Ssam struct ath_stats sc_stats; /* interface statistics */ 537227328Sadrian struct ath_tx_aggr_stats sc_aggr_stats; 538234090Sadrian struct ath_intr_stats sc_intr_stats; 539235491Sadrian uint64_t sc_debug; 540240899Sadrian uint64_t sc_ktrdebug; 541178354Ssam int sc_nvaps; /* # vaps */ 542178354Ssam int sc_nstavaps; /* # station vaps */ 543195807Ssam int sc_nmeshvaps; /* # mbss vaps */ 544178354Ssam u_int8_t sc_hwbssidmask[IEEE80211_ADDR_LEN]; 545178354Ssam u_int8_t sc_nbssid0; /* # vap's using base mac */ 546178354Ssam uint32_t sc_bssidmask; /* bssid mask */ 547178354Ssam 548238055Sadrian struct ath_rx_methods sc_rx; 549238608Sadrian struct ath_rx_edma sc_rxedma[HAL_NUM_RX_QUEUES]; /* HP/LP queues */ 550249565Sadrian ath_bufhead sc_rx_rxlist[HAL_NUM_RX_QUEUES]; /* deferred RX completion */ 551238710Sadrian struct ath_tx_methods sc_tx; 552238855Sadrian struct ath_tx_edma_fifo sc_txedma[HAL_NUM_TX_QUEUES]; 553238710Sadrian 554245465Sadrian /* 555245465Sadrian * This is (currently) protected by the TX queue lock; 556245465Sadrian * it should migrate to a separate lock later 557245465Sadrian * so as to minimise contention. 558245465Sadrian */ 559245465Sadrian ath_bufhead sc_txbuf_list; 560245465Sadrian 561238284Sadrian int sc_rx_statuslen; 562238284Sadrian int sc_tx_desclen; 563238284Sadrian int sc_tx_statuslen; 564238284Sadrian int sc_tx_nmaps; /* Number of TX maps */ 565238284Sadrian int sc_edma_bufsize; 566238055Sadrian 567227328Sadrian void (*sc_node_cleanup)(struct ieee80211_node *); 568138570Ssam void (*sc_node_free)(struct ieee80211_node *); 569116743Ssam device_t sc_dev; 570159290Ssam HAL_BUS_TAG sc_st; /* bus space tag */ 571159290Ssam HAL_BUS_HANDLE sc_sh; /* bus space handle */ 572116743Ssam bus_dma_tag_t sc_dmat; /* bus DMA tag */ 573116743Ssam struct mtx sc_mtx; /* master lock (recursive) */ 574227328Sadrian struct mtx sc_pcu_mtx; /* PCU access mutex */ 575227328Sadrian char sc_pcu_mtx_name[32]; 576238433Sadrian struct mtx sc_rx_mtx; /* RX access mutex */ 577238433Sadrian char sc_rx_mtx_name[32]; 578246453Sadrian struct mtx sc_tx_mtx; /* TX handling/comp mutex */ 579242391Sadrian char sc_tx_mtx_name[32]; 580246453Sadrian struct mtx sc_tx_ic_mtx; /* TX queue mutex */ 581246453Sadrian char sc_tx_ic_mtx_name[32]; 582155491Ssam struct taskqueue *sc_tq; /* private task queue */ 583116743Ssam struct ath_hal *sc_ah; /* Atheros HAL */ 584138570Ssam struct ath_ratectrl *sc_rc; /* tx rate control support */ 585155486Ssam struct ath_tx99 *sc_tx99; /* tx99 adjunct state */ 586138570Ssam void (*sc_setdefantenna)(struct ath_softc *, u_int); 587242527Sadrian 588242527Sadrian /* 589242527Sadrian * First set of flags. 590242527Sadrian */ 591242527Sadrian uint32_t sc_invalid : 1,/* disable hardware accesses */ 592178354Ssam sc_mrretry : 1,/* multi-rate retry support */ 593238961Sadrian sc_mrrprot : 1,/* MRR + protection support */ 594178354Ssam sc_softled : 1,/* enable LED gpio status */ 595228891Sadrian sc_hardled : 1,/* enable MAC LED status */ 596178354Ssam sc_splitmic : 1,/* split TKIP MIC keys */ 597178354Ssam sc_needmib : 1,/* enable MIB stats intr */ 598178354Ssam sc_diversity: 1,/* enable rx diversity */ 599178354Ssam sc_hasveol : 1,/* tx VEOL support */ 600178354Ssam sc_ledstate : 1,/* LED on/off state */ 601178354Ssam sc_blinking : 1,/* LED blink operation active */ 602178354Ssam sc_mcastkey : 1,/* mcast key cache search */ 603178354Ssam sc_scanning : 1,/* scanning active */ 604155496Ssam sc_syncbeacon:1,/* sync/resync beacon timers */ 605178354Ssam sc_hasclrkey: 1,/* CLR key supported */ 606165571Ssam sc_xchanmode: 1,/* extended channel mode */ 607170530Ssam sc_outdoor : 1,/* outdoor operation */ 608178354Ssam sc_dturbo : 1,/* dynamic turbo in use */ 609178354Ssam sc_hasbmask : 1,/* bssid mask support */ 610195618Srpaulo sc_hasbmatch: 1,/* bssid match disable support*/ 611178354Ssam sc_hastsfadd: 1,/* tsf adjust support */ 612178354Ssam sc_beacons : 1,/* beacons running */ 613178354Ssam sc_swbmiss : 1,/* sta mode using sw bmiss */ 614178354Ssam sc_stagbeacons:1,/* use staggered beacons */ 615179401Ssam sc_wmetkipmic:1,/* can do WME+TKIP MIC */ 616185744Ssam sc_resume_up: 1,/* on resume, start all vaps */ 617186904Ssam sc_tdma : 1,/* TDMA in use */ 618189380Ssam sc_setcca : 1,/* set/clr CCA with TDMA */ 619220324Sadrian sc_resetcal : 1,/* reset cal state next trip */ 620224588Sadrian sc_rxslink : 1,/* do self-linked final descriptor */ 621238284Sadrian sc_rxtsf32 : 1,/* RX dec TSF is 32 bits */ 622238284Sadrian sc_isedma : 1;/* supports EDMA */ 623242527Sadrian 624242527Sadrian /* 625242527Sadrian * Second set of flags. 626242527Sadrian */ 627247366Sadrian u_int32_t sc_use_ent : 1, 628247366Sadrian sc_rx_stbc : 1, 629247366Sadrian sc_tx_stbc : 1; 630242527Sadrian 631248671Sadrian 632248671Sadrian int sc_cabq_enable; /* Enable cabq transmission */ 633248671Sadrian 634242527Sadrian /* 635242527Sadrian * Enterprise mode configuration for AR9380 and later chipsets. 636242527Sadrian */ 637242527Sadrian uint32_t sc_ent_cfg; 638242527Sadrian 639178751Ssam uint32_t sc_eerd; /* regdomain from EEPROM */ 640178751Ssam uint32_t sc_eecc; /* country code from EEPROM */ 641116743Ssam /* rate tables */ 642188783Ssam const HAL_RATE_TABLE *sc_rates[IEEE80211_MODE_MAX]; 643116743Ssam const HAL_RATE_TABLE *sc_currates; /* current rate table */ 644116743Ssam enum ieee80211_phymode sc_curmode; /* current phy mode */ 645155490Ssam HAL_OPMODE sc_opmode; /* current operating mode */ 646138570Ssam u_int16_t sc_curtxpow; /* current tx power limit */ 647170530Ssam u_int16_t sc_curaid; /* current association id */ 648187831Ssam struct ieee80211_channel *sc_curchan; /* current installed channel */ 649170530Ssam u_int8_t sc_curbssid[IEEE80211_ADDR_LEN]; 650116743Ssam u_int8_t sc_rixmap[256]; /* IEEE to h/w rate table ix */ 651140432Ssam struct { 652140432Ssam u_int8_t ieeerate; /* IEEE rate */ 653140761Ssam u_int8_t rxflags; /* radiotap rx flags */ 654140761Ssam u_int8_t txflags; /* radiotap tx flags */ 655140432Ssam u_int16_t ledon; /* softled on time */ 656140432Ssam u_int16_t ledoff; /* softled off time */ 657140432Ssam } sc_hwmap[32]; /* h/w rate ix mappings */ 658138570Ssam u_int8_t sc_protrix; /* protection rate index */ 659170530Ssam u_int8_t sc_lastdatarix; /* last data frame rate index */ 660155483Ssam u_int sc_mcastrate; /* ieee rate for mcastrateix */ 661170530Ssam u_int sc_fftxqmin; /* min frames before staging */ 662170530Ssam u_int sc_fftxqmax; /* max frames before drop */ 663138570Ssam u_int sc_txantenna; /* tx antenna (fixed or auto) */ 664227346Sadrian 665116743Ssam HAL_INT sc_imask; /* interrupt mask copy */ 666227651Sadrian 667227346Sadrian /* 668227346Sadrian * These are modified in the interrupt handler as well as 669227346Sadrian * the task queues and other contexts. Thus these must be 670227346Sadrian * protected by a mutex, or they could clash. 671227346Sadrian * 672227346Sadrian * For now, access to these is behind the ATH_LOCK, 673227346Sadrian * just to save time. 674227346Sadrian */ 675227346Sadrian uint32_t sc_txq_active; /* bitmap of active TXQs */ 676227346Sadrian uint32_t sc_kickpcu; /* whether to kick the PCU */ 677227651Sadrian uint32_t sc_rxproc_cnt; /* In RX processing */ 678227651Sadrian uint32_t sc_txproc_cnt; /* In TX processing */ 679227651Sadrian uint32_t sc_txstart_cnt; /* In TX output (raw/start) */ 680227651Sadrian uint32_t sc_inreset_cnt; /* In active reset/chanchange */ 681227651Sadrian uint32_t sc_txrx_cnt; /* refcount on stop/start'ing TX */ 682227651Sadrian uint32_t sc_intr_cnt; /* refcount on interrupt handling */ 683227346Sadrian 684138570Ssam u_int sc_keymax; /* size of key cache */ 685147057Ssam u_int8_t sc_keymap[ATH_KEYBYTES];/* key use bit map */ 686116743Ssam 687228891Sadrian /* 688228891Sadrian * Software based LED blinking 689228891Sadrian */ 690140432Ssam u_int sc_ledpin; /* GPIO pin for driving LED */ 691140432Ssam u_int sc_ledon; /* pin setting for LED on */ 692140432Ssam u_int sc_ledidle; /* idle polling interval */ 693140432Ssam int sc_ledevent; /* time of last LED event */ 694184368Ssam u_int8_t sc_txrix; /* current tx rate for LED */ 695140432Ssam u_int16_t sc_ledoff; /* off time for current blink */ 696140432Ssam struct callout sc_ledtimer; /* led off timer */ 697138570Ssam 698228891Sadrian /* 699228891Sadrian * Hardware based LED blinking 700228891Sadrian */ 701228891Sadrian int sc_led_pwr_pin; /* MAC power LED GPIO pin */ 702228891Sadrian int sc_led_net_pin; /* MAC network LED GPIO pin */ 703228891Sadrian 704155515Ssam u_int sc_rfsilentpin; /* GPIO pin for rfkill int */ 705155515Ssam u_int sc_rfsilentpol; /* pin setting for rfkill on */ 706155515Ssam 707178354Ssam struct ath_descdma sc_rxdma; /* RX descriptors */ 708138570Ssam ath_bufhead sc_rxbuf; /* receive buffer */ 709116743Ssam u_int32_t *sc_rxlink; /* link ptr in last RX desc */ 710116743Ssam struct task sc_rxtask; /* rx int processing */ 711138570Ssam u_int8_t sc_defant; /* current default antenna */ 712138570Ssam u_int8_t sc_rxotherant; /* rx's on non-default antenna*/ 713155492Ssam u_int64_t sc_lastrx; /* tsf at last rx'd frame */ 714192468Ssam struct ath_rx_status *sc_lastrs; /* h/w status of last rx */ 715192468Ssam struct ath_rx_radiotap_header sc_rx_th; 716192468Ssam int sc_rx_th_len; 717192468Ssam u_int sc_monpass; /* frames to pass in mon.mode */ 718116743Ssam 719138570Ssam struct ath_descdma sc_txdma; /* TX descriptors */ 720239282Sadrian uint16_t sc_txbuf_descid; 721138570Ssam ath_bufhead sc_txbuf; /* transmit buffer */ 722237038Sadrian int sc_txbuf_cnt; /* how many buffers avail */ 723237000Sadrian struct ath_descdma sc_txdma_mgmt; /* mgmt TX descriptors */ 724237000Sadrian ath_bufhead sc_txbuf_mgmt; /* mgmt transmit buffer */ 725238836Sadrian struct ath_descdma sc_txsdma; /* EDMA TX status desc's */ 726138570Ssam struct mtx sc_txbuflock; /* txbuf lock */ 727155482Ssam char sc_txname[12]; /* e.g. "ath0_buf" */ 728138570Ssam u_int sc_txqsetup; /* h/w queues setup */ 729138570Ssam u_int sc_txintrperiod;/* tx interrupt batching */ 730138570Ssam struct ath_txq sc_txq[HAL_NUM_TX_QUEUES]; 731138570Ssam struct ath_txq *sc_ac2q[5]; /* WME AC -> h/w q map */ 732116743Ssam struct task sc_txtask; /* tx int processing */ 733233673Sadrian struct task sc_txqtask; /* tx proc processing */ 734245465Sadrian struct task sc_txpkttask; /* tx frame processing */ 735238709Sadrian 736238709Sadrian struct ath_descdma sc_txcompdma; /* TX EDMA completion */ 737238709Sadrian struct mtx sc_txcomplock; /* TX EDMA completion lock */ 738238709Sadrian char sc_txcompname[12]; /* eg ath0_txcomp */ 739238709Sadrian 740189605Ssam int sc_wd_timer; /* count down for wd timer */ 741189605Ssam struct callout sc_wd_ch; /* tx watchdog timer */ 742192468Ssam struct ath_tx_radiotap_header sc_tx_th; 743192468Ssam int sc_tx_th_len; 744116743Ssam 745138570Ssam struct ath_descdma sc_bdma; /* beacon descriptors */ 746138570Ssam ath_bufhead sc_bbuf; /* beacon buffers */ 747116743Ssam u_int sc_bhalq; /* HAL q for outgoing beacons */ 748138570Ssam u_int sc_bmisscount; /* missed beacon transmits */ 749138570Ssam u_int32_t sc_ant_tx[8]; /* recent tx frames/antenna */ 750138570Ssam struct ath_txq *sc_cabq; /* tx q for cab frames */ 751116743Ssam struct task sc_bmisstask; /* bmiss int processing */ 752138570Ssam struct task sc_bstucktask; /* stuck beacon processing */ 753232163Sadrian struct task sc_resettask; /* interface reset task */ 754234369Sadrian struct task sc_fataltask; /* fatal task */ 755138570Ssam enum { 756138570Ssam OK, /* no change needed */ 757138570Ssam UPDATE, /* update pending */ 758138570Ssam COMMIT /* beacon sent, commit change */ 759138570Ssam } sc_updateslot; /* slot time update fsm */ 760178354Ssam int sc_slotupdate; /* slot to advance fsm */ 761178354Ssam struct ieee80211vap *sc_bslot[ATH_BCBUF]; 762178354Ssam int sc_nbcnvaps; /* # vaps with beacons */ 763116743Ssam 764116743Ssam struct callout sc_cal_ch; /* callout handle for cals */ 765185744Ssam int sc_lastlongcal; /* last long cal completed */ 766185744Ssam int sc_lastcalreset;/* last cal reset done */ 767217684Sadrian int sc_lastani; /* last ANI poll */ 768217684Sadrian int sc_lastshortcal; /* last short calibration */ 769217684Sadrian HAL_BOOL sc_doresetcal; /* Yes, we're doing a reset cal atm */ 770155485Ssam HAL_NODE_STATS sc_halstats; /* station-mode rssi stats */ 771186904Ssam u_int sc_tdmadbaprep; /* TDMA DBA prep time */ 772186904Ssam u_int sc_tdmaswbaprep;/* TDMA SWBA prep time */ 773186904Ssam u_int sc_tdmaswba; /* TDMA SWBA counter */ 774186904Ssam u_int32_t sc_tdmabintval; /* TDMA beacon interval (TU) */ 775186904Ssam u_int32_t sc_tdmaguard; /* TDMA guard time (usec) */ 776186904Ssam u_int sc_tdmaslotlen; /* TDMA slot length (usec) */ 777186904Ssam u_int32_t sc_avgtsfdeltap;/* TDMA slot adjust (+) */ 778186904Ssam u_int32_t sc_avgtsfdeltam;/* TDMA slot adjust (-) */ 779217624Sadrian uint16_t *sc_eepromdata; /* Local eeprom data, if AR9100 */ 780249639Sadrian uint32_t sc_txchainmask; /* hardware TX chainmask */ 781249639Sadrian uint32_t sc_rxchainmask; /* hardware RX chainmask */ 782249639Sadrian uint32_t sc_cur_txchainmask; /* currently configured TX chainmask */ 783249639Sadrian uint32_t sc_cur_rxchainmask; /* currently configured RX chainmask */ 784249639Sadrian uint32_t sc_rts_aggr_limit; /* TX limit on RTS aggregates */ 785247085Sadrian int sc_aggr_limit; /* TX limit on all aggregates */ 786247087Sadrian int sc_delim_min_pad; /* Minimum delimiter count */ 787222585Sadrian 788232764Sadrian /* Queue limits */ 789232764Sadrian 790227328Sadrian /* 791232764Sadrian * To avoid queue starvation in congested conditions, 792232764Sadrian * these parameters tune the maximum number of frames 793232764Sadrian * queued to the data/mcastq before they're dropped. 794232764Sadrian * 795232764Sadrian * This is to prevent: 796232764Sadrian * + a single destination overwhelming everything, including 797232764Sadrian * management/multicast frames; 798232764Sadrian * + multicast frames overwhelming everything (when the 799232764Sadrian * air is sufficiently busy that cabq can't drain.) 800250665Sadrian * + A node in powersave shouldn't be allowed to exhaust 801250665Sadrian * all available mbufs; 802232764Sadrian * 803232764Sadrian * These implement: 804232764Sadrian * + data_minfree is the maximum number of free buffers 805232764Sadrian * overall to successfully allow a data frame. 806232764Sadrian * 807232794Sadrian * + mcastq_maxdepth is the maximum depth allowed of the cabq. 808232764Sadrian */ 809250326Sadrian int sc_txq_node_maxdepth; 810232764Sadrian int sc_txq_data_minfree; 811232764Sadrian int sc_txq_mcastq_maxdepth; 812250665Sadrian int sc_txq_node_psq_maxdepth; 813232764Sadrian 814232764Sadrian /* 815227328Sadrian * Aggregation twiddles 816227328Sadrian * 817227328Sadrian * hwq_limit: how busy to keep the hardware queue - don't schedule 818227328Sadrian * further packets to the hardware, regardless of the TID 819227328Sadrian * tid_hwq_lo: how low the per-TID hwq count has to be before the 820227328Sadrian * TID will be scheduled again 821227328Sadrian * tid_hwq_hi: how many frames to queue to the HWQ before the TID 822227328Sadrian * stops being scheduled. 823227328Sadrian */ 824227328Sadrian int sc_hwq_limit; 825227328Sadrian int sc_tid_hwq_lo; 826227328Sadrian int sc_tid_hwq_hi; 827227328Sadrian 828222585Sadrian /* DFS related state */ 829222585Sadrian void *sc_dfs; /* Used by an optional DFS module */ 830222668Sadrian int sc_dodfs; /* Whether to enable DFS rx filter bits */ 831222585Sadrian struct task sc_dfstask; /* DFS processing task */ 832227328Sadrian 833244951Sadrian /* Spectral related state */ 834244951Sadrian void *sc_spectral; 835244951Sadrian int sc_dospectral; 836244951Sadrian 837242782Sadrian /* ALQ */ 838242853Skevlo#ifdef ATH_DEBUG_ALQ 839242782Sadrian struct if_ath_alq sc_alq; 840242782Sadrian#endif 841242782Sadrian 842227328Sadrian /* TX AMPDU handling */ 843227328Sadrian int (*sc_addba_request)(struct ieee80211_node *, 844227328Sadrian struct ieee80211_tx_ampdu *, int, int, int); 845227328Sadrian int (*sc_addba_response)(struct ieee80211_node *, 846227328Sadrian struct ieee80211_tx_ampdu *, int, int, int); 847227328Sadrian void (*sc_addba_stop)(struct ieee80211_node *, 848227328Sadrian struct ieee80211_tx_ampdu *); 849227328Sadrian void (*sc_addba_response_timeout) 850227328Sadrian (struct ieee80211_node *, 851227328Sadrian struct ieee80211_tx_ampdu *); 852227328Sadrian void (*sc_bar_response)(struct ieee80211_node *ni, 853227328Sadrian struct ieee80211_tx_ampdu *tap, 854227328Sadrian int status); 855116743Ssam}; 856116743Ssam 857121100Ssam#define ATH_LOCK_INIT(_sc) \ 858121100Ssam mtx_init(&(_sc)->sc_mtx, device_get_nameunit((_sc)->sc_dev), \ 859167252Ssam NULL, MTX_DEF | MTX_RECURSE) 860121100Ssam#define ATH_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_mtx) 861121100Ssam#define ATH_LOCK(_sc) mtx_lock(&(_sc)->sc_mtx) 862121100Ssam#define ATH_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_mtx) 863121100Ssam#define ATH_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_mtx, MA_OWNED) 864227651Sadrian#define ATH_UNLOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_mtx, MA_NOTOWNED) 865121100Ssam 866227328Sadrian/* 867246453Sadrian * The TX lock is non-reentrant and serialises the TX frame send 868246453Sadrian * and completion operations. 869242391Sadrian */ 870242391Sadrian#define ATH_TX_LOCK_INIT(_sc) do {\ 871242391Sadrian snprintf((_sc)->sc_tx_mtx_name, \ 872242391Sadrian sizeof((_sc)->sc_tx_mtx_name), \ 873242391Sadrian "%s TX lock", \ 874242391Sadrian device_get_nameunit((_sc)->sc_dev)); \ 875242391Sadrian mtx_init(&(_sc)->sc_tx_mtx, (_sc)->sc_tx_mtx_name, \ 876242391Sadrian NULL, MTX_DEF); \ 877242391Sadrian } while (0) 878242391Sadrian#define ATH_TX_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_tx_mtx) 879242391Sadrian#define ATH_TX_LOCK(_sc) mtx_lock(&(_sc)->sc_tx_mtx) 880242391Sadrian#define ATH_TX_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_tx_mtx) 881242391Sadrian#define ATH_TX_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_tx_mtx, \ 882242391Sadrian MA_OWNED) 883242391Sadrian#define ATH_TX_UNLOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_tx_mtx, \ 884242391Sadrian MA_NOTOWNED) 885246745Sadrian#define ATH_TX_TRYLOCK(_sc) (mtx_owned(&(_sc)->sc_tx_mtx) != 0 && \ 886246745Sadrian mtx_trylock(&(_sc)->sc_tx_mtx)) 887242391Sadrian 888242391Sadrian/* 889246453Sadrian * The IC TX lock is non-reentrant and serialises packet queuing from 890246453Sadrian * the upper layers. 891246453Sadrian */ 892246453Sadrian#define ATH_TX_IC_LOCK_INIT(_sc) do {\ 893246453Sadrian snprintf((_sc)->sc_tx_ic_mtx_name, \ 894246453Sadrian sizeof((_sc)->sc_tx_ic_mtx_name), \ 895246453Sadrian "%s IC TX lock", \ 896246453Sadrian device_get_nameunit((_sc)->sc_dev)); \ 897246453Sadrian mtx_init(&(_sc)->sc_tx_ic_mtx, (_sc)->sc_tx_ic_mtx_name, \ 898246453Sadrian NULL, MTX_DEF); \ 899246453Sadrian } while (0) 900246453Sadrian#define ATH_TX_IC_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_tx_ic_mtx) 901246453Sadrian#define ATH_TX_IC_LOCK(_sc) mtx_lock(&(_sc)->sc_tx_ic_mtx) 902246453Sadrian#define ATH_TX_IC_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_tx_ic_mtx) 903246453Sadrian#define ATH_TX_IC_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_tx_ic_mtx, \ 904246453Sadrian MA_OWNED) 905246453Sadrian#define ATH_TX_IC_UNLOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_tx_ic_mtx, \ 906246453Sadrian MA_NOTOWNED) 907246453Sadrian 908246453Sadrian/* 909227328Sadrian * The PCU lock is non-recursive and should be treated as a spinlock. 910227328Sadrian * Although currently the interrupt code is run in netisr context and 911227328Sadrian * doesn't require this, this may change in the future. 912227328Sadrian * Please keep this in mind when protecting certain code paths 913227328Sadrian * with the PCU lock. 914227328Sadrian * 915227328Sadrian * The PCU lock is used to serialise access to the PCU so things such 916227328Sadrian * as TX, RX, state change (eg channel change), channel reset and updates 917227328Sadrian * from interrupt context (eg kickpcu, txqactive bits) do not clash. 918227328Sadrian * 919227328Sadrian * Although the current single-thread taskqueue mechanism protects the 920227328Sadrian * majority of these situations by simply serialising them, there are 921227328Sadrian * a few others which occur at the same time. These include the TX path 922227328Sadrian * (which only acquires ATH_LOCK when recycling buffers to the free list), 923227328Sadrian * ath_set_channel, the channel scanning API and perhaps quite a bit more. 924227328Sadrian */ 925227328Sadrian#define ATH_PCU_LOCK_INIT(_sc) do {\ 926227328Sadrian snprintf((_sc)->sc_pcu_mtx_name, \ 927227328Sadrian sizeof((_sc)->sc_pcu_mtx_name), \ 928227328Sadrian "%s PCU lock", \ 929227328Sadrian device_get_nameunit((_sc)->sc_dev)); \ 930227328Sadrian mtx_init(&(_sc)->sc_pcu_mtx, (_sc)->sc_pcu_mtx_name, \ 931227328Sadrian NULL, MTX_DEF); \ 932227328Sadrian } while (0) 933227328Sadrian#define ATH_PCU_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_pcu_mtx) 934227328Sadrian#define ATH_PCU_LOCK(_sc) mtx_lock(&(_sc)->sc_pcu_mtx) 935227328Sadrian#define ATH_PCU_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_pcu_mtx) 936227328Sadrian#define ATH_PCU_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_pcu_mtx, \ 937227328Sadrian MA_OWNED) 938227651Sadrian#define ATH_PCU_UNLOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_pcu_mtx, \ 939227651Sadrian MA_NOTOWNED) 940227328Sadrian 941238433Sadrian/* 942238433Sadrian * The RX lock is primarily a(nother) workaround to ensure that the 943238433Sadrian * RX FIFO/list isn't modified by various execution paths. 944238433Sadrian * Even though RX occurs in a single context (the ath taskqueue), the 945238433Sadrian * RX path can be executed via various reset/channel change paths. 946238433Sadrian */ 947238433Sadrian#define ATH_RX_LOCK_INIT(_sc) do {\ 948238433Sadrian snprintf((_sc)->sc_rx_mtx_name, \ 949238433Sadrian sizeof((_sc)->sc_rx_mtx_name), \ 950238433Sadrian "%s RX lock", \ 951238433Sadrian device_get_nameunit((_sc)->sc_dev)); \ 952238433Sadrian mtx_init(&(_sc)->sc_rx_mtx, (_sc)->sc_rx_mtx_name, \ 953238433Sadrian NULL, MTX_DEF); \ 954238433Sadrian } while (0) 955238433Sadrian#define ATH_RX_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_rx_mtx) 956238433Sadrian#define ATH_RX_LOCK(_sc) mtx_lock(&(_sc)->sc_rx_mtx) 957238433Sadrian#define ATH_RX_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_rx_mtx) 958238433Sadrian#define ATH_RX_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_rx_mtx, \ 959238433Sadrian MA_OWNED) 960238433Sadrian#define ATH_RX_UNLOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_rx_mtx, \ 961238433Sadrian MA_NOTOWNED) 962238433Sadrian 963138570Ssam#define ATH_TXQ_SETUP(sc, i) ((sc)->sc_txqsetup & (1<<i)) 964138570Ssam 965155482Ssam#define ATH_TXBUF_LOCK_INIT(_sc) do { \ 966155482Ssam snprintf((_sc)->sc_txname, sizeof((_sc)->sc_txname), "%s_buf", \ 967155482Ssam device_get_nameunit((_sc)->sc_dev)); \ 968167252Ssam mtx_init(&(_sc)->sc_txbuflock, (_sc)->sc_txname, NULL, MTX_DEF); \ 969155482Ssam} while (0) 970121100Ssam#define ATH_TXBUF_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_txbuflock) 971121100Ssam#define ATH_TXBUF_LOCK(_sc) mtx_lock(&(_sc)->sc_txbuflock) 972121100Ssam#define ATH_TXBUF_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_txbuflock) 973121100Ssam#define ATH_TXBUF_LOCK_ASSERT(_sc) \ 974121100Ssam mtx_assert(&(_sc)->sc_txbuflock, MA_OWNED) 975250391Sadrian#define ATH_TXBUF_UNLOCK_ASSERT(_sc) \ 976250391Sadrian mtx_assert(&(_sc)->sc_txbuflock, MA_NOTOWNED) 977121100Ssam 978238709Sadrian#define ATH_TXSTATUS_LOCK_INIT(_sc) do { \ 979238709Sadrian snprintf((_sc)->sc_txcompname, sizeof((_sc)->sc_txcompname), \ 980238709Sadrian "%s_buf", \ 981238709Sadrian device_get_nameunit((_sc)->sc_dev)); \ 982238709Sadrian mtx_init(&(_sc)->sc_txcomplock, (_sc)->sc_txcompname, NULL, \ 983238709Sadrian MTX_DEF); \ 984238709Sadrian} while (0) 985238709Sadrian#define ATH_TXSTATUS_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_txcomplock) 986238709Sadrian#define ATH_TXSTATUS_LOCK(_sc) mtx_lock(&(_sc)->sc_txcomplock) 987238709Sadrian#define ATH_TXSTATUS_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_txcomplock) 988238709Sadrian#define ATH_TXSTATUS_LOCK_ASSERT(_sc) \ 989238709Sadrian mtx_assert(&(_sc)->sc_txcomplock, MA_OWNED) 990238709Sadrian 991116743Ssamint ath_attach(u_int16_t, struct ath_softc *); 992116743Ssamint ath_detach(struct ath_softc *); 993116743Ssamvoid ath_resume(struct ath_softc *); 994116743Ssamvoid ath_suspend(struct ath_softc *); 995116743Ssamvoid ath_shutdown(struct ath_softc *); 996116743Ssamvoid ath_intr(void *); 997116743Ssam 998116743Ssam/* 999116743Ssam * HAL definitions to comply with local coding convention. 1000116743Ssam */ 1001138570Ssam#define ath_hal_detach(_ah) \ 1002138570Ssam ((*(_ah)->ah_detach)((_ah))) 1003116743Ssam#define ath_hal_reset(_ah, _opmode, _chan, _outdoor, _pstatus) \ 1004116743Ssam ((*(_ah)->ah_reset)((_ah), (_opmode), (_chan), (_outdoor), (_pstatus))) 1005186904Ssam#define ath_hal_macversion(_ah) \ 1006186904Ssam (((_ah)->ah_macVersion << 4) | ((_ah)->ah_macRev)) 1007116743Ssam#define ath_hal_getratetable(_ah, _mode) \ 1008116743Ssam ((*(_ah)->ah_getRateTable)((_ah), (_mode))) 1009116743Ssam#define ath_hal_getmac(_ah, _mac) \ 1010116743Ssam ((*(_ah)->ah_getMacAddress)((_ah), (_mac))) 1011138570Ssam#define ath_hal_setmac(_ah, _mac) \ 1012138570Ssam ((*(_ah)->ah_setMacAddress)((_ah), (_mac))) 1013178354Ssam#define ath_hal_getbssidmask(_ah, _mask) \ 1014178354Ssam ((*(_ah)->ah_getBssIdMask)((_ah), (_mask))) 1015178354Ssam#define ath_hal_setbssidmask(_ah, _mask) \ 1016178354Ssam ((*(_ah)->ah_setBssIdMask)((_ah), (_mask))) 1017116743Ssam#define ath_hal_intrset(_ah, _mask) \ 1018116743Ssam ((*(_ah)->ah_setInterrupts)((_ah), (_mask))) 1019116743Ssam#define ath_hal_intrget(_ah) \ 1020116743Ssam ((*(_ah)->ah_getInterrupts)((_ah))) 1021116743Ssam#define ath_hal_intrpend(_ah) \ 1022116743Ssam ((*(_ah)->ah_isInterruptPending)((_ah))) 1023116743Ssam#define ath_hal_getisr(_ah, _pmask) \ 1024116743Ssam ((*(_ah)->ah_getPendingInterrupts)((_ah), (_pmask))) 1025116743Ssam#define ath_hal_updatetxtriglevel(_ah, _inc) \ 1026116743Ssam ((*(_ah)->ah_updateTxTrigLevel)((_ah), (_inc))) 1027155515Ssam#define ath_hal_setpower(_ah, _mode) \ 1028155515Ssam ((*(_ah)->ah_setPowerMode)((_ah), (_mode), AH_TRUE)) 1029138570Ssam#define ath_hal_keycachesize(_ah) \ 1030138570Ssam ((*(_ah)->ah_getKeyCacheSize)((_ah))) 1031116743Ssam#define ath_hal_keyreset(_ah, _ix) \ 1032116743Ssam ((*(_ah)->ah_resetKeyCacheEntry)((_ah), (_ix))) 1033138570Ssam#define ath_hal_keyset(_ah, _ix, _pk, _mac) \ 1034138570Ssam ((*(_ah)->ah_setKeyCacheEntry)((_ah), (_ix), (_pk), (_mac), AH_FALSE)) 1035116743Ssam#define ath_hal_keyisvalid(_ah, _ix) \ 1036116743Ssam (((*(_ah)->ah_isKeyCacheEntryValid)((_ah), (_ix)))) 1037116743Ssam#define ath_hal_keysetmac(_ah, _ix, _mac) \ 1038116743Ssam ((*(_ah)->ah_setKeyCacheEntryMac)((_ah), (_ix), (_mac))) 1039116743Ssam#define ath_hal_getrxfilter(_ah) \ 1040116743Ssam ((*(_ah)->ah_getRxFilter)((_ah))) 1041116743Ssam#define ath_hal_setrxfilter(_ah, _filter) \ 1042116743Ssam ((*(_ah)->ah_setRxFilter)((_ah), (_filter))) 1043116743Ssam#define ath_hal_setmcastfilter(_ah, _mfilt0, _mfilt1) \ 1044116743Ssam ((*(_ah)->ah_setMulticastFilter)((_ah), (_mfilt0), (_mfilt1))) 1045116743Ssam#define ath_hal_waitforbeacon(_ah, _bf) \ 1046116743Ssam ((*(_ah)->ah_waitForBeaconDone)((_ah), (_bf)->bf_daddr)) 1047238278Sadrian#define ath_hal_putrxbuf(_ah, _bufaddr, _rxq) \ 1048238278Sadrian ((*(_ah)->ah_setRxDP)((_ah), (_bufaddr), (_rxq))) 1049186904Ssam/* NB: common across all chips */ 1050186904Ssam#define AR_TSF_L32 0x804c /* MAC local clock lower 32 bits */ 1051116743Ssam#define ath_hal_gettsf32(_ah) \ 1052186904Ssam OS_REG_READ(_ah, AR_TSF_L32) 1053116743Ssam#define ath_hal_gettsf64(_ah) \ 1054116743Ssam ((*(_ah)->ah_getTsf64)((_ah))) 1055243425Sadrian#define ath_hal_settsf64(_ah, _val) \ 1056243425Sadrian ((*(_ah)->ah_setTsf64)((_ah), (_val))) 1057116743Ssam#define ath_hal_resettsf(_ah) \ 1058116743Ssam ((*(_ah)->ah_resetTsf)((_ah))) 1059116743Ssam#define ath_hal_rxena(_ah) \ 1060116743Ssam ((*(_ah)->ah_enableReceive)((_ah))) 1061116743Ssam#define ath_hal_puttxbuf(_ah, _q, _bufaddr) \ 1062116743Ssam ((*(_ah)->ah_setTxDP)((_ah), (_q), (_bufaddr))) 1063116743Ssam#define ath_hal_gettxbuf(_ah, _q) \ 1064116743Ssam ((*(_ah)->ah_getTxDP)((_ah), (_q))) 1065138570Ssam#define ath_hal_numtxpending(_ah, _q) \ 1066138570Ssam ((*(_ah)->ah_numTxPending)((_ah), (_q))) 1067238278Sadrian#define ath_hal_getrxbuf(_ah, _rxq) \ 1068238278Sadrian ((*(_ah)->ah_getRxDP)((_ah), (_rxq))) 1069116743Ssam#define ath_hal_txstart(_ah, _q) \ 1070116743Ssam ((*(_ah)->ah_startTxDma)((_ah), (_q))) 1071116743Ssam#define ath_hal_setchannel(_ah, _chan) \ 1072116743Ssam ((*(_ah)->ah_setChannel)((_ah), (_chan))) 1073155515Ssam#define ath_hal_calibrate(_ah, _chan, _iqcal) \ 1074155515Ssam ((*(_ah)->ah_perCalibration)((_ah), (_chan), (_iqcal))) 1075185744Ssam#define ath_hal_calibrateN(_ah, _chan, _lcal, _isdone) \ 1076185744Ssam ((*(_ah)->ah_perCalibrationN)((_ah), (_chan), 0x1, (_lcal), (_isdone))) 1077185744Ssam#define ath_hal_calreset(_ah, _chan) \ 1078185744Ssam ((*(_ah)->ah_resetCalValid)((_ah), (_chan))) 1079116743Ssam#define ath_hal_setledstate(_ah, _state) \ 1080116743Ssam ((*(_ah)->ah_setLedState)((_ah), (_state))) 1081138570Ssam#define ath_hal_beaconinit(_ah, _nextb, _bperiod) \ 1082138570Ssam ((*(_ah)->ah_beaconInit)((_ah), (_nextb), (_bperiod))) 1083116743Ssam#define ath_hal_beaconreset(_ah) \ 1084116743Ssam ((*(_ah)->ah_resetStationBeaconTimers)((_ah))) 1085186904Ssam#define ath_hal_beaconsettimers(_ah, _bt) \ 1086186904Ssam ((*(_ah)->ah_setBeaconTimers)((_ah), (_bt))) 1087138570Ssam#define ath_hal_beacontimers(_ah, _bs) \ 1088138570Ssam ((*(_ah)->ah_setStationBeaconTimers)((_ah), (_bs))) 1089225444Sadrian#define ath_hal_getnexttbtt(_ah) \ 1090225444Sadrian ((*(_ah)->ah_getNextTBTT)((_ah))) 1091116743Ssam#define ath_hal_setassocid(_ah, _bss, _associd) \ 1092138570Ssam ((*(_ah)->ah_writeAssocid)((_ah), (_bss), (_associd))) 1093138570Ssam#define ath_hal_phydisable(_ah) \ 1094138570Ssam ((*(_ah)->ah_phyDisable)((_ah))) 1095138570Ssam#define ath_hal_setopmode(_ah) \ 1096138570Ssam ((*(_ah)->ah_setPCUConfig)((_ah))) 1097116743Ssam#define ath_hal_stoptxdma(_ah, _qnum) \ 1098116743Ssam ((*(_ah)->ah_stopTxDma)((_ah), (_qnum))) 1099116743Ssam#define ath_hal_stoppcurecv(_ah) \ 1100116743Ssam ((*(_ah)->ah_stopPcuReceive)((_ah))) 1101116743Ssam#define ath_hal_startpcurecv(_ah) \ 1102116743Ssam ((*(_ah)->ah_startPcuReceive)((_ah))) 1103116743Ssam#define ath_hal_stopdmarecv(_ah) \ 1104116743Ssam ((*(_ah)->ah_stopDmaReceive)((_ah))) 1105138570Ssam#define ath_hal_getdiagstate(_ah, _id, _indata, _insize, _outdata, _outsize) \ 1106138570Ssam ((*(_ah)->ah_getDiagState)((_ah), (_id), \ 1107138570Ssam (_indata), (_insize), (_outdata), (_outsize))) 1108155732Ssam#define ath_hal_getfatalstate(_ah, _outdata, _outsize) \ 1109170530Ssam ath_hal_getdiagstate(_ah, 29, NULL, 0, (_outdata), _outsize) 1110116743Ssam#define ath_hal_setuptxqueue(_ah, _type, _irq) \ 1111116743Ssam ((*(_ah)->ah_setupTxQueue)((_ah), (_type), (_irq))) 1112116743Ssam#define ath_hal_resettxqueue(_ah, _q) \ 1113116743Ssam ((*(_ah)->ah_resetTxQueue)((_ah), (_q))) 1114116743Ssam#define ath_hal_releasetxqueue(_ah, _q) \ 1115116743Ssam ((*(_ah)->ah_releaseTxQueue)((_ah), (_q))) 1116138570Ssam#define ath_hal_gettxqueueprops(_ah, _q, _qi) \ 1117138570Ssam ((*(_ah)->ah_getTxQueueProps)((_ah), (_q), (_qi))) 1118138570Ssam#define ath_hal_settxqueueprops(_ah, _q, _qi) \ 1119138570Ssam ((*(_ah)->ah_setTxQueueProps)((_ah), (_q), (_qi))) 1120186904Ssam/* NB: common across all chips */ 1121186904Ssam#define AR_Q_TXE 0x0840 /* MAC Transmit Queue enable */ 1122186904Ssam#define ath_hal_txqenabled(_ah, _qnum) \ 1123186904Ssam (OS_REG_READ(_ah, AR_Q_TXE) & (1<<(_qnum))) 1124116743Ssam#define ath_hal_getrfgain(_ah) \ 1125116743Ssam ((*(_ah)->ah_getRfGain)((_ah))) 1126138570Ssam#define ath_hal_getdefantenna(_ah) \ 1127138570Ssam ((*(_ah)->ah_getDefAntenna)((_ah))) 1128138570Ssam#define ath_hal_setdefantenna(_ah, _ant) \ 1129138570Ssam ((*(_ah)->ah_setDefAntenna)((_ah), (_ant))) 1130155515Ssam#define ath_hal_rxmonitor(_ah, _arg, _chan) \ 1131155515Ssam ((*(_ah)->ah_rxMonitor)((_ah), (_arg), (_chan))) 1132217684Sadrian#define ath_hal_ani_poll(_ah, _chan) \ 1133217684Sadrian ((*(_ah)->ah_aniPoll)((_ah), (_chan))) 1134138570Ssam#define ath_hal_mibevent(_ah, _stats) \ 1135138570Ssam ((*(_ah)->ah_procMibEvent)((_ah), (_stats))) 1136138570Ssam#define ath_hal_setslottime(_ah, _us) \ 1137138570Ssam ((*(_ah)->ah_setSlotTime)((_ah), (_us))) 1138138570Ssam#define ath_hal_getslottime(_ah) \ 1139138570Ssam ((*(_ah)->ah_getSlotTime)((_ah))) 1140138570Ssam#define ath_hal_setacktimeout(_ah, _us) \ 1141138570Ssam ((*(_ah)->ah_setAckTimeout)((_ah), (_us))) 1142138570Ssam#define ath_hal_getacktimeout(_ah) \ 1143138570Ssam ((*(_ah)->ah_getAckTimeout)((_ah))) 1144138570Ssam#define ath_hal_setctstimeout(_ah, _us) \ 1145138570Ssam ((*(_ah)->ah_setCTSTimeout)((_ah), (_us))) 1146138570Ssam#define ath_hal_getctstimeout(_ah) \ 1147138570Ssam ((*(_ah)->ah_getCTSTimeout)((_ah))) 1148138570Ssam#define ath_hal_getcapability(_ah, _cap, _param, _result) \ 1149138570Ssam ((*(_ah)->ah_getCapability)((_ah), (_cap), (_param), (_result))) 1150138570Ssam#define ath_hal_setcapability(_ah, _cap, _param, _v, _status) \ 1151138570Ssam ((*(_ah)->ah_setCapability)((_ah), (_cap), (_param), (_v), (_status))) 1152138570Ssam#define ath_hal_ciphersupported(_ah, _cipher) \ 1153138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_CIPHER, _cipher, NULL) == HAL_OK) 1154138570Ssam#define ath_hal_getregdomain(_ah, _prd) \ 1155155515Ssam (ath_hal_getcapability(_ah, HAL_CAP_REG_DMN, 0, (_prd)) == HAL_OK) 1156155489Ssam#define ath_hal_setregdomain(_ah, _rd) \ 1157184369Ssam ath_hal_setcapability(_ah, HAL_CAP_REG_DMN, 0, _rd, NULL) 1158138570Ssam#define ath_hal_getcountrycode(_ah, _pcc) \ 1159138570Ssam (*(_pcc) = (_ah)->ah_countryCode) 1160178354Ssam#define ath_hal_gettkipmic(_ah) \ 1161178354Ssam (ath_hal_getcapability(_ah, HAL_CAP_TKIP_MIC, 1, NULL) == HAL_OK) 1162178354Ssam#define ath_hal_settkipmic(_ah, _v) \ 1163178354Ssam ath_hal_setcapability(_ah, HAL_CAP_TKIP_MIC, 1, _v, NULL) 1164162410Ssam#define ath_hal_hastkipsplit(_ah) \ 1165138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TKIP_SPLIT, 0, NULL) == HAL_OK) 1166162410Ssam#define ath_hal_gettkipsplit(_ah) \ 1167162410Ssam (ath_hal_getcapability(_ah, HAL_CAP_TKIP_SPLIT, 1, NULL) == HAL_OK) 1168162410Ssam#define ath_hal_settkipsplit(_ah, _v) \ 1169162410Ssam ath_hal_setcapability(_ah, HAL_CAP_TKIP_SPLIT, 1, _v, NULL) 1170178354Ssam#define ath_hal_haswmetkipmic(_ah) \ 1171178354Ssam (ath_hal_getcapability(_ah, HAL_CAP_WME_TKIPMIC, 0, NULL) == HAL_OK) 1172138570Ssam#define ath_hal_hwphycounters(_ah) \ 1173138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_PHYCOUNTERS, 0, NULL) == HAL_OK) 1174138570Ssam#define ath_hal_hasdiversity(_ah) \ 1175138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_DIVERSITY, 0, NULL) == HAL_OK) 1176138570Ssam#define ath_hal_getdiversity(_ah) \ 1177138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_DIVERSITY, 1, NULL) == HAL_OK) 1178138570Ssam#define ath_hal_setdiversity(_ah, _v) \ 1179138570Ssam ath_hal_setcapability(_ah, HAL_CAP_DIVERSITY, 1, _v, NULL) 1180166954Ssam#define ath_hal_getantennaswitch(_ah) \ 1181166954Ssam ((*(_ah)->ah_getAntennaSwitch)((_ah))) 1182166954Ssam#define ath_hal_setantennaswitch(_ah, _v) \ 1183166954Ssam ((*(_ah)->ah_setAntennaSwitch)((_ah), (_v))) 1184138570Ssam#define ath_hal_getdiag(_ah, _pv) \ 1185138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_DIAG, 0, _pv) == HAL_OK) 1186138570Ssam#define ath_hal_setdiag(_ah, _v) \ 1187138570Ssam ath_hal_setcapability(_ah, HAL_CAP_DIAG, 0, _v, NULL) 1188138570Ssam#define ath_hal_getnumtxqueues(_ah, _pv) \ 1189138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_NUM_TXQUEUES, 0, _pv) == HAL_OK) 1190138570Ssam#define ath_hal_hasveol(_ah) \ 1191138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_VEOL, 0, NULL) == HAL_OK) 1192138570Ssam#define ath_hal_hastxpowlimit(_ah) \ 1193138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TXPOW, 0, NULL) == HAL_OK) 1194138570Ssam#define ath_hal_settxpowlimit(_ah, _pow) \ 1195138570Ssam ((*(_ah)->ah_setTxPowerLimit)((_ah), (_pow))) 1196138570Ssam#define ath_hal_gettxpowlimit(_ah, _ppow) \ 1197138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TXPOW, 1, _ppow) == HAL_OK) 1198138570Ssam#define ath_hal_getmaxtxpow(_ah, _ppow) \ 1199138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TXPOW, 2, _ppow) == HAL_OK) 1200138570Ssam#define ath_hal_gettpscale(_ah, _scale) \ 1201138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TXPOW, 3, _scale) == HAL_OK) 1202138570Ssam#define ath_hal_settpscale(_ah, _v) \ 1203138570Ssam ath_hal_setcapability(_ah, HAL_CAP_TXPOW, 3, _v, NULL) 1204138570Ssam#define ath_hal_hastpc(_ah) \ 1205138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TPC, 0, NULL) == HAL_OK) 1206138570Ssam#define ath_hal_gettpc(_ah) \ 1207138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TPC, 1, NULL) == HAL_OK) 1208138570Ssam#define ath_hal_settpc(_ah, _v) \ 1209138570Ssam ath_hal_setcapability(_ah, HAL_CAP_TPC, 1, _v, NULL) 1210138570Ssam#define ath_hal_hasbursting(_ah) \ 1211138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_BURST, 0, NULL) == HAL_OK) 1212203683Srpaulo#define ath_hal_setmcastkeysearch(_ah, _v) \ 1213203683Srpaulo ath_hal_setcapability(_ah, HAL_CAP_MCAST_KEYSRCH, 0, _v, NULL) 1214147057Ssam#define ath_hal_hasmcastkeysearch(_ah) \ 1215147057Ssam (ath_hal_getcapability(_ah, HAL_CAP_MCAST_KEYSRCH, 0, NULL) == HAL_OK) 1216147057Ssam#define ath_hal_getmcastkeysearch(_ah) \ 1217147057Ssam (ath_hal_getcapability(_ah, HAL_CAP_MCAST_KEYSRCH, 1, NULL) == HAL_OK) 1218170530Ssam#define ath_hal_hasfastframes(_ah) \ 1219170530Ssam (ath_hal_getcapability(_ah, HAL_CAP_FASTFRAME, 0, NULL) == HAL_OK) 1220178354Ssam#define ath_hal_hasbssidmask(_ah) \ 1221178354Ssam (ath_hal_getcapability(_ah, HAL_CAP_BSSIDMASK, 0, NULL) == HAL_OK) 1222195114Ssam#define ath_hal_hasbssidmatch(_ah) \ 1223195114Ssam (ath_hal_getcapability(_ah, HAL_CAP_BSSIDMATCH, 0, NULL) == HAL_OK) 1224178354Ssam#define ath_hal_hastsfadjust(_ah) \ 1225178354Ssam (ath_hal_getcapability(_ah, HAL_CAP_TSF_ADJUST, 0, NULL) == HAL_OK) 1226178354Ssam#define ath_hal_gettsfadjust(_ah) \ 1227178354Ssam (ath_hal_getcapability(_ah, HAL_CAP_TSF_ADJUST, 1, NULL) == HAL_OK) 1228178354Ssam#define ath_hal_settsfadjust(_ah, _onoff) \ 1229178354Ssam ath_hal_setcapability(_ah, HAL_CAP_TSF_ADJUST, 1, _onoff, NULL) 1230155515Ssam#define ath_hal_hasrfsilent(_ah) \ 1231155515Ssam (ath_hal_getcapability(_ah, HAL_CAP_RFSILENT, 0, NULL) == HAL_OK) 1232155515Ssam#define ath_hal_getrfkill(_ah) \ 1233155515Ssam (ath_hal_getcapability(_ah, HAL_CAP_RFSILENT, 1, NULL) == HAL_OK) 1234155515Ssam#define ath_hal_setrfkill(_ah, _onoff) \ 1235155515Ssam ath_hal_setcapability(_ah, HAL_CAP_RFSILENT, 1, _onoff, NULL) 1236155515Ssam#define ath_hal_getrfsilent(_ah, _prfsilent) \ 1237155515Ssam (ath_hal_getcapability(_ah, HAL_CAP_RFSILENT, 2, _prfsilent) == HAL_OK) 1238155515Ssam#define ath_hal_setrfsilent(_ah, _rfsilent) \ 1239155515Ssam ath_hal_setcapability(_ah, HAL_CAP_RFSILENT, 2, _rfsilent, NULL) 1240155515Ssam#define ath_hal_gettpack(_ah, _ptpack) \ 1241155515Ssam (ath_hal_getcapability(_ah, HAL_CAP_TPC_ACK, 0, _ptpack) == HAL_OK) 1242155515Ssam#define ath_hal_settpack(_ah, _tpack) \ 1243155515Ssam ath_hal_setcapability(_ah, HAL_CAP_TPC_ACK, 0, _tpack, NULL) 1244155515Ssam#define ath_hal_gettpcts(_ah, _ptpcts) \ 1245155515Ssam (ath_hal_getcapability(_ah, HAL_CAP_TPC_CTS, 0, _ptpcts) == HAL_OK) 1246155515Ssam#define ath_hal_settpcts(_ah, _tpcts) \ 1247155515Ssam ath_hal_setcapability(_ah, HAL_CAP_TPC_CTS, 0, _tpcts, NULL) 1248184354Ssam#define ath_hal_hasintmit(_ah) \ 1249230493Sadrian (ath_hal_getcapability(_ah, HAL_CAP_INTMIT, \ 1250230493Sadrian HAL_CAP_INTMIT_PRESENT, NULL) == HAL_OK) 1251184354Ssam#define ath_hal_getintmit(_ah) \ 1252230493Sadrian (ath_hal_getcapability(_ah, HAL_CAP_INTMIT, \ 1253230493Sadrian HAL_CAP_INTMIT_ENABLE, NULL) == HAL_OK) 1254184354Ssam#define ath_hal_setintmit(_ah, _v) \ 1255230493Sadrian ath_hal_setcapability(_ah, HAL_CAP_INTMIT, \ 1256230493Sadrian HAL_CAP_INTMIT_ENABLE, _v, NULL) 1257238280Sadrian 1258238280Sadrian/* EDMA definitions */ 1259237953Sadrian#define ath_hal_hasedma(_ah) \ 1260237953Sadrian (ath_hal_getcapability(_ah, HAL_CAP_ENHANCED_DMA_SUPPORT, \ 1261237953Sadrian 0, NULL) == HAL_OK) 1262238280Sadrian#define ath_hal_getrxfifodepth(_ah, _qtype, _req) \ 1263238280Sadrian (ath_hal_getcapability(_ah, HAL_CAP_RXFIFODEPTH, _qtype, _req) \ 1264238280Sadrian == HAL_OK) 1265238280Sadrian#define ath_hal_getntxmaps(_ah, _req) \ 1266238280Sadrian (ath_hal_getcapability(_ah, HAL_CAP_NUM_TXMAPS, 0, _req) \ 1267238280Sadrian == HAL_OK) 1268238280Sadrian#define ath_hal_gettxdesclen(_ah, _req) \ 1269238280Sadrian (ath_hal_getcapability(_ah, HAL_CAP_TXDESCLEN, 0, _req) \ 1270238280Sadrian == HAL_OK) 1271238280Sadrian#define ath_hal_gettxstatuslen(_ah, _req) \ 1272238280Sadrian (ath_hal_getcapability(_ah, HAL_CAP_TXSTATUSLEN, 0, _req) \ 1273238280Sadrian == HAL_OK) 1274238280Sadrian#define ath_hal_getrxstatuslen(_ah, _req) \ 1275238280Sadrian (ath_hal_getcapability(_ah, HAL_CAP_RXSTATUSLEN, 0, _req) \ 1276238280Sadrian == HAL_OK) 1277238280Sadrian#define ath_hal_setrxbufsize(_ah, _req) \ 1278238280Sadrian (ath_hal_setcapability(_ah, HAL_CAP_RXBUFSIZE, 0, _req, NULL) \ 1279238280Sadrian == HAL_OK) 1280238280Sadrian 1281154140Ssam#define ath_hal_getchannoise(_ah, _c) \ 1282154140Ssam ((*(_ah)->ah_getChanNoise)((_ah), (_c))) 1283238280Sadrian 1284238280Sadrian/* 802.11n HAL methods */ 1285218151Sadrian#define ath_hal_getrxchainmask(_ah, _prxchainmask) \ 1286218151Sadrian (ath_hal_getcapability(_ah, HAL_CAP_RX_CHAINMASK, 0, _prxchainmask)) 1287218151Sadrian#define ath_hal_gettxchainmask(_ah, _ptxchainmask) \ 1288218151Sadrian (ath_hal_getcapability(_ah, HAL_CAP_TX_CHAINMASK, 0, _ptxchainmask)) 1289231369Sadrian#define ath_hal_setrxchainmask(_ah, _rx) \ 1290231369Sadrian (ath_hal_setcapability(_ah, HAL_CAP_RX_CHAINMASK, 1, _rx, NULL)) 1291231369Sadrian#define ath_hal_settxchainmask(_ah, _tx) \ 1292231369Sadrian (ath_hal_setcapability(_ah, HAL_CAP_TX_CHAINMASK, 1, _tx, NULL)) 1293218490Sadrian#define ath_hal_split4ktrans(_ah) \ 1294230493Sadrian (ath_hal_getcapability(_ah, HAL_CAP_SPLIT_4KB_TRANS, \ 1295230493Sadrian 0, NULL) == HAL_OK) 1296220324Sadrian#define ath_hal_self_linked_final_rxdesc(_ah) \ 1297230493Sadrian (ath_hal_getcapability(_ah, HAL_CAP_RXDESC_SELFLINK, \ 1298230493Sadrian 0, NULL) == HAL_OK) 1299220772Sadrian#define ath_hal_gtxto_supported(_ah) \ 1300220772Sadrian (ath_hal_getcapability(_ah, HAL_CAP_GTXTO, 0, NULL) == HAL_OK) 1301225444Sadrian#define ath_hal_has_long_rxdesc_tsf(_ah) \ 1302230493Sadrian (ath_hal_getcapability(_ah, HAL_CAP_LONG_RXDESC_TSF, \ 1303230493Sadrian 0, NULL) == HAL_OK) 1304116743Ssam#define ath_hal_setuprxdesc(_ah, _ds, _size, _intreq) \ 1305116743Ssam ((*(_ah)->ah_setupRxDesc)((_ah), (_ds), (_size), (_intreq))) 1306165185Ssam#define ath_hal_rxprocdesc(_ah, _ds, _dspa, _dsnext, _rs) \ 1307165185Ssam ((*(_ah)->ah_procRxDesc)((_ah), (_ds), (_dspa), (_dsnext), 0, (_rs))) 1308116743Ssam#define ath_hal_setuptxdesc(_ah, _ds, _plen, _hlen, _atype, _txpow, \ 1309116743Ssam _txr0, _txtr0, _keyix, _ant, _flags, \ 1310116743Ssam _rtsrate, _rtsdura) \ 1311116743Ssam ((*(_ah)->ah_setupTxDesc)((_ah), (_ds), (_plen), (_hlen), (_atype), \ 1312116743Ssam (_txpow), (_txr0), (_txtr0), (_keyix), (_ant), \ 1313155515Ssam (_flags), (_rtsrate), (_rtsdura), 0, 0, 0)) 1314138570Ssam#define ath_hal_setupxtxdesc(_ah, _ds, \ 1315116743Ssam _txr1, _txtr1, _txr2, _txtr2, _txr3, _txtr3) \ 1316138570Ssam ((*(_ah)->ah_setupXTxDesc)((_ah), (_ds), \ 1317116743Ssam (_txr1), (_txtr1), (_txr2), (_txtr2), (_txr3), (_txtr3))) 1318239051Sadrian#define ath_hal_filltxdesc(_ah, _ds, _b, _l, _did, _qid, _first, _last, _ds0) \ 1319239051Sadrian ((*(_ah)->ah_fillTxDesc)((_ah), (_ds), (_b), (_l), (_did), (_qid), \ 1320239051Sadrian (_first), (_last), (_ds0))) 1321165185Ssam#define ath_hal_txprocdesc(_ah, _ds, _ts) \ 1322165185Ssam ((*(_ah)->ah_procTxDesc)((_ah), (_ds), (_ts))) 1323155515Ssam#define ath_hal_gettxintrtxqs(_ah, _txqs) \ 1324155515Ssam ((*(_ah)->ah_getTxIntrQueue)((_ah), (_txqs))) 1325217627Sadrian#define ath_hal_gettxcompletionrates(_ah, _ds, _rates, _tries) \ 1326217627Sadrian ((*(_ah)->ah_getTxCompletionRates)((_ah), (_ds), (_rates), (_tries))) 1327238607Sadrian#define ath_hal_settxdesclink(_ah, _ds, _link) \ 1328238607Sadrian ((*(_ah)->ah_setTxDescLink)((_ah), (_ds), (_link))) 1329238607Sadrian#define ath_hal_gettxdesclink(_ah, _ds, _link) \ 1330238607Sadrian ((*(_ah)->ah_getTxDescLink)((_ah), (_ds), (_link))) 1331238607Sadrian#define ath_hal_gettxdesclinkptr(_ah, _ds, _linkptr) \ 1332238607Sadrian ((*(_ah)->ah_getTxDescLinkPtr)((_ah), (_ds), (_linkptr))) 1333238731Sadrian#define ath_hal_setuptxstatusring(_ah, _tsstart, _tspstart, _size) \ 1334238731Sadrian ((*(_ah)->ah_setupTxStatusRing)((_ah), (_tsstart), (_tspstart), \ 1335238731Sadrian (_size))) 1336242510Sadrian#define ath_hal_gettxrawtxdesc(_ah, _txstatus) \ 1337242510Sadrian ((*(_ah)->ah_getTxRawTxDesc)((_ah), (_txstatus))) 1338116743Ssam 1339218066Sadrian#define ath_hal_setupfirsttxdesc(_ah, _ds, _aggrlen, _flags, _txpower, \ 1340218066Sadrian _txr0, _txtr0, _antm, _rcr, _rcd) \ 1341218066Sadrian ((*(_ah)->ah_setupFirstTxDesc)((_ah), (_ds), (_aggrlen), (_flags), \ 1342218066Sadrian (_txpower), (_txr0), (_txtr0), (_antm), (_rcr), (_rcd))) 1343239053Sadrian#define ath_hal_chaintxdesc(_ah, _ds, _bl, _sl, _pktlen, _hdrlen, _type, \ 1344239053Sadrian _keyix, _cipher, _delims, _first, _last, _lastaggr) \ 1345239053Sadrian ((*(_ah)->ah_chainTxDesc)((_ah), (_ds), (_bl), (_sl), \ 1346239053Sadrian (_pktlen), (_hdrlen), (_type), (_keyix), (_cipher), (_delims), \ 1347233895Sadrian (_first), (_last), (_lastaggr))) 1348218066Sadrian#define ath_hal_setuplasttxdesc(_ah, _ds, _ds0) \ 1349218066Sadrian ((*(_ah)->ah_setupLastTxDesc)((_ah), (_ds), (_ds0))) 1350227328Sadrian 1351218067Sadrian#define ath_hal_set11nratescenario(_ah, _ds, _dur, _rt, _series, _ns, _flags) \ 1352218066Sadrian ((*(_ah)->ah_set11nRateScenario)((_ah), (_ds), (_dur), (_rt), \ 1353218067Sadrian (_series), (_ns), (_flags))) 1354227328Sadrian 1355227328Sadrian#define ath_hal_set11n_aggr_first(_ah, _ds, _len, _num) \ 1356242510Sadrian ((*(_ah)->ah_set11nAggrFirst)((_ah), (_ds), (_len), (_num))) 1357242510Sadrian#define ath_hal_set11n_aggr_middle(_ah, _ds, _num) \ 1358227328Sadrian ((*(_ah)->ah_set11nAggrMiddle)((_ah), (_ds), (_num))) 1359227328Sadrian#define ath_hal_set11n_aggr_last(_ah, _ds) \ 1360227328Sadrian ((*(_ah)->ah_set11nAggrLast)((_ah), (_ds))) 1361227328Sadrian 1362218066Sadrian#define ath_hal_set11nburstduration(_ah, _ds, _dur) \ 1363218066Sadrian ((*(_ah)->ah_set11nBurstDuration)((_ah), (_ds), (_dur))) 1364227328Sadrian#define ath_hal_clr11n_aggr(_ah, _ds) \ 1365227328Sadrian ((*(_ah)->ah_clr11nAggr)((_ah), (_ds))) 1366247774Sadrian#define ath_hal_set11n_virtmorefrag(_ah, _ds, _v) \ 1367247774Sadrian ((*(_ah)->ah_set11nVirtMoreFrag)((_ah), (_ds), (_v))) 1368218066Sadrian 1369230493Sadrian#define ath_hal_gpioCfgOutput(_ah, _gpio, _type) \ 1370230493Sadrian ((*(_ah)->ah_gpioCfgOutput)((_ah), (_gpio), (_type))) 1371230493Sadrian#define ath_hal_gpioset(_ah, _gpio, _b) \ 1372230493Sadrian ((*(_ah)->ah_gpioSet)((_ah), (_gpio), (_b))) 1373230493Sadrian#define ath_hal_gpioget(_ah, _gpio) \ 1374230493Sadrian ((*(_ah)->ah_gpioGet)((_ah), (_gpio))) 1375230493Sadrian#define ath_hal_gpiosetintr(_ah, _gpio, _b) \ 1376230493Sadrian ((*(_ah)->ah_gpioSetIntr)((_ah), (_gpio), (_b))) 1377230493Sadrian 1378222585Sadrian/* 1379235957Sadrian * PCIe suspend/resume/poweron/poweroff related macros 1380235957Sadrian */ 1381235972Sadrian#define ath_hal_enablepcie(_ah, _restore, _poweroff) \ 1382235972Sadrian ((*(_ah)->ah_configPCIE)((_ah), (_restore), (_poweroff))) 1383235957Sadrian#define ath_hal_disablepcie(_ah) \ 1384235957Sadrian ((*(_ah)->ah_disablePCIE)((_ah))) 1385235957Sadrian 1386235957Sadrian/* 1387222585Sadrian * This is badly-named; you need to set the correct parameters 1388222585Sadrian * to begin to receive useful radar events; and even then 1389222585Sadrian * it doesn't "enable" DFS. See the ath_dfs/null/ module for 1390222585Sadrian * more information. 1391222585Sadrian */ 1392222585Sadrian#define ath_hal_enabledfs(_ah, _param) \ 1393222585Sadrian ((*(_ah)->ah_enableDfs)((_ah), (_param))) 1394222585Sadrian#define ath_hal_getdfsthresh(_ah, _param) \ 1395222585Sadrian ((*(_ah)->ah_getDfsThresh)((_ah), (_param))) 1396239656Sadrian#define ath_hal_getdfsdefaultthresh(_ah, _param) \ 1397239656Sadrian ((*(_ah)->ah_getDfsDefaultThresh)((_ah), (_param))) 1398222815Sadrian#define ath_hal_procradarevent(_ah, _rxs, _fulltsf, _buf, _event) \ 1399230493Sadrian ((*(_ah)->ah_procRadarEvent)((_ah), (_rxs), (_fulltsf), \ 1400230493Sadrian (_buf), (_event))) 1401224714Sadrian#define ath_hal_is_fast_clock_enabled(_ah) \ 1402224720Sadrian ((*(_ah)->ah_isFastClockEnabled)((_ah))) 1403230493Sadrian#define ath_hal_radar_wait(_ah, _chan) \ 1404155515Ssam ((*(_ah)->ah_radarWait)((_ah), (_chan))) 1405234873Sadrian#define ath_hal_get_mib_cycle_counts(_ah, _sample) \ 1406234873Sadrian ((*(_ah)->ah_getMibCycleCounts)((_ah), (_sample))) 1407230493Sadrian#define ath_hal_get_chan_ext_busy(_ah) \ 1408230492Sadrian ((*(_ah)->ah_get11nExtBusy)((_ah))) 1409247286Sadrian#define ath_hal_setchainmasks(_ah, _txchainmask, _rxchainmask) \ 1410247286Sadrian ((*(_ah)->ah_setChainMasks)((_ah), (_txchainmask), (_rxchainmask))) 1411155515Ssam 1412245002Sadrian#define ath_hal_spectral_supported(_ah) \ 1413245002Sadrian (ath_hal_getcapability(_ah, HAL_CAP_SPECTRAL_SCAN, 0, NULL) == HAL_OK) 1414244947Sadrian#define ath_hal_spectral_get_config(_ah, _p) \ 1415244947Sadrian ((*(_ah)->ah_spectralGetConfig)((_ah), (_p))) 1416244947Sadrian#define ath_hal_spectral_configure(_ah, _p) \ 1417244947Sadrian ((*(_ah)->ah_spectralConfigure)((_ah), (_p))) 1418244947Sadrian#define ath_hal_spectral_start(_ah) \ 1419244947Sadrian ((*(_ah)->ah_spectralStart)((_ah))) 1420244947Sadrian#define ath_hal_spectral_stop(_ah) \ 1421244947Sadrian ((*(_ah)->ah_spectralStop)((_ah))) 1422244947Sadrian 1423116743Ssam#endif /* _DEV_ATH_ATHVAR_H */ 1424