if_athvar.h revision 139530
1116743Ssam/*- 2139530Ssam * Copyright (c) 2002-2005 Sam Leffler, Errno Consulting 3116743Ssam * All rights reserved. 4116743Ssam * 5116743Ssam * Redistribution and use in source and binary forms, with or without 6116743Ssam * modification, are permitted provided that the following conditions 7116743Ssam * are met: 8116743Ssam * 1. Redistributions of source code must retain the above copyright 9116743Ssam * notice, this list of conditions and the following disclaimer, 10116743Ssam * without modification. 11116743Ssam * 2. Redistributions in binary form must reproduce at minimum a disclaimer 12116743Ssam * similar to the "NO WARRANTY" disclaimer below ("Disclaimer") and any 13116743Ssam * redistribution must be conditioned upon including a substantially 14116743Ssam * similar Disclaimer requirement for further binary redistribution. 15116743Ssam * 3. Neither the names of the above-listed copyright holders nor the names 16116743Ssam * of any contributors may be used to endorse or promote products derived 17116743Ssam * from this software without specific prior written permission. 18116743Ssam * 19116743Ssam * Alternatively, this software may be distributed under the terms of the 20116743Ssam * GNU General Public License ("GPL") version 2 as published by the Free 21116743Ssam * Software Foundation. 22116743Ssam * 23116743Ssam * NO WARRANTY 24116743Ssam * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 25116743Ssam * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 26116743Ssam * LIMITED TO, THE IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTIBILITY 27116743Ssam * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL 28116743Ssam * THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, 29116743Ssam * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 30116743Ssam * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 31116743Ssam * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER 32116743Ssam * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 33116743Ssam * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 34116743Ssam * THE POSSIBILITY OF SUCH DAMAGES. 35116743Ssam * 36116743Ssam * $FreeBSD: head/sys/dev/ath/if_athvar.h 139530 2004-12-31 22:42:38Z sam $ 37116743Ssam */ 38116743Ssam 39116743Ssam/* 40116743Ssam * Defintions for the Atheros Wireless LAN controller driver. 41116743Ssam */ 42116743Ssam#ifndef _DEV_ATH_ATHVAR_H 43116743Ssam#define _DEV_ATH_ATHVAR_H 44116743Ssam 45116743Ssam#include <sys/taskqueue.h> 46116743Ssam 47116743Ssam#include <contrib/dev/ath/ah.h> 48119783Ssam#include <net80211/ieee80211_radiotap.h> 49116743Ssam#include <dev/ath/if_athioctl.h> 50138570Ssam#include <dev/ath/if_athrate.h> 51116743Ssam 52116743Ssam#define ATH_TIMEOUT 1000 53116743Ssam 54116743Ssam#define ATH_RXBUF 40 /* number of RX buffers */ 55116743Ssam#define ATH_TXBUF 60 /* number of TX buffers */ 56116743Ssam#define ATH_TXDESC 8 /* number of descriptors per buffer */ 57138570Ssam#define ATH_TXMAXTRY 11 /* max number of transmit attempts */ 58138570Ssam#define ATH_TXINTR_PERIOD 5 /* max number of batched tx descriptors */ 59116743Ssam 60138570Ssam/* driver-specific node state */ 61116743Ssamstruct ath_node { 62119150Ssam struct ieee80211_node an_node; /* base class */ 63138570Ssam u_int8_t an_tx_mgtrate; /* h/w rate for management/ctl frames */ 64138570Ssam u_int8_t an_tx_mgtratesp;/* short preamble h/w rate for " " */ 65138570Ssam u_int32_t an_avgrssi; /* average rssi over all rx frames */ 66138570Ssam HAL_NODE_STATS an_halstats; /* rssi statistics used by hal */ 67138570Ssam /* variable-length rate control state follows */ 68116743Ssam}; 69138570Ssam#define ATH_NODE(ni) ((struct ath_node *)(ni)) 70138570Ssam#define ATH_NODE_CONST(ni) ((const struct ath_node *)(ni)) 71116743Ssam 72138570Ssam#define ATH_RSSI_LPF_LEN 10 73138570Ssam#define ATH_RSSI_DUMMY_MARKER 0x127 74138570Ssam#define ATH_EP_MUL(x, mul) ((x) * (mul)) 75138570Ssam#define ATH_RSSI_IN(x) (ATH_EP_MUL((x), HAL_RSSI_EP_MULTIPLIER)) 76138570Ssam#define ATH_LPF_RSSI(x, y, len) \ 77138570Ssam ((x != ATH_RSSI_DUMMY_MARKER) ? (((x) * ((len) - 1) + (y)) / (len)) : (y)) 78138570Ssam#define ATH_RSSI_LPF(x, y) do { \ 79138570Ssam if ((y) >= -20) \ 80138570Ssam x = ATH_LPF_RSSI((x), ATH_RSSI_IN((y)), ATH_RSSI_LPF_LEN); \ 81138570Ssam} while (0) 82138570Ssam 83116743Ssamstruct ath_buf { 84138570Ssam STAILQ_ENTRY(ath_buf) bf_list; 85116743Ssam int bf_nseg; 86116743Ssam struct ath_desc *bf_desc; /* virtual addr of desc */ 87116743Ssam bus_addr_t bf_daddr; /* physical addr of desc */ 88138570Ssam bus_dmamap_t bf_dmamap; /* DMA map for mbuf chain */ 89116743Ssam struct mbuf *bf_m; /* mbuf for buf */ 90116743Ssam struct ieee80211_node *bf_node; /* pointer to the node */ 91116743Ssam bus_size_t bf_mapsize; 92116743Ssam#define ATH_MAX_SCATTER 64 93116743Ssam bus_dma_segment_t bf_segs[ATH_MAX_SCATTER]; 94116743Ssam}; 95138570Ssamtypedef STAILQ_HEAD(, ath_buf) ath_bufhead; 96116743Ssam 97138570Ssam/* 98138570Ssam * DMA state for tx/rx descriptors. 99138570Ssam */ 100138570Ssamstruct ath_descdma { 101138570Ssam const char* dd_name; 102138570Ssam struct ath_desc *dd_desc; /* descriptors */ 103138570Ssam bus_addr_t dd_desc_paddr; /* physical addr of dd_desc */ 104138570Ssam bus_addr_t dd_desc_len; /* size of dd_desc */ 105138570Ssam bus_dma_segment_t dd_dseg; 106138570Ssam bus_dma_tag_t dd_dmat; /* bus DMA tag */ 107138570Ssam bus_dmamap_t dd_dmamap; /* DMA map for descriptors */ 108138570Ssam struct ath_buf *dd_bufptr; /* associated buffers */ 109138570Ssam}; 110138570Ssam 111138570Ssam/* 112138570Ssam * Data transmit queue state. One of these exists for each 113138570Ssam * hardware transmit queue. Packets sent to us from above 114138570Ssam * are assigned to queues based on their priority. Not all 115138570Ssam * devices support a complete set of hardware transmit queues. 116138570Ssam * For those devices the array sc_ac2q will map multiple 117138570Ssam * priorities to fewer hardware queues (typically all to one 118138570Ssam * hardware queue). 119138570Ssam */ 120138570Ssamstruct ath_txq { 121138570Ssam u_int axq_qnum; /* hardware q number */ 122138570Ssam u_int axq_depth; /* queue depth (stat only) */ 123138570Ssam u_int axq_intrcnt; /* interrupt count */ 124138570Ssam u_int32_t *axq_link; /* link ptr in last TX desc */ 125138570Ssam STAILQ_HEAD(, ath_buf) axq_q; /* transmit queue */ 126138570Ssam struct mtx axq_lock; /* lock on q and link */ 127138570Ssam}; 128138570Ssam 129138570Ssam#define ATH_TXQ_LOCK_INIT(_sc, _tq) \ 130138570Ssam mtx_init(&(_tq)->axq_lock, \ 131138570Ssam device_get_nameunit((_sc)->sc_dev), "xmit q", MTX_DEF) 132138570Ssam#define ATH_TXQ_LOCK_DESTROY(_tq) mtx_destroy(&(_tq)->axq_lock) 133138570Ssam#define ATH_TXQ_LOCK(_tq) mtx_lock(&(_tq)->axq_lock) 134138570Ssam#define ATH_TXQ_UNLOCK(_tq) mtx_unlock(&(_tq)->axq_lock) 135138570Ssam#define ATH_TXQ_LOCK_ASSERT(_tq) mtx_assert(&(_tq)->axq_lock, MA_OWNED) 136138570Ssam 137138570Ssam#define ATH_TXQ_INSERT_TAIL(_tq, _elm, _field) do { \ 138138570Ssam STAILQ_INSERT_TAIL(&(_tq)->axq_q, (_elm), _field); \ 139138570Ssam (_tq)->axq_depth++; \ 140138570Ssam} while (0) 141138570Ssam#define ATH_TXQ_REMOVE_HEAD(_tq, _field) do { \ 142138570Ssam STAILQ_REMOVE_HEAD(&(_tq)->axq_q, _field); \ 143138570Ssam (_tq)->axq_depth--; \ 144138570Ssam} while (0) 145138570Ssam 146116743Ssamstruct ath_softc { 147138570Ssam struct arpcom sc_arp; /* interface common */ 148138570Ssam struct ath_stats sc_stats; /* interface statistics */ 149116743Ssam struct ieee80211com sc_ic; /* IEEE 802.11 common */ 150138570Ssam int sc_regdomain; 151138570Ssam int sc_countrycode; 152138570Ssam int sc_debug; 153138570Ssam void (*sc_recv_mgmt)(struct ieee80211com *, 154138570Ssam struct mbuf *, 155138570Ssam struct ieee80211_node *, 156138570Ssam int, int, u_int32_t); 157117812Ssam int (*sc_newstate)(struct ieee80211com *, 158117812Ssam enum ieee80211_state, int); 159138570Ssam void (*sc_node_free)(struct ieee80211_node *); 160116743Ssam device_t sc_dev; 161116743Ssam bus_space_tag_t sc_st; /* bus space tag */ 162116743Ssam bus_space_handle_t sc_sh; /* bus space handle */ 163116743Ssam bus_dma_tag_t sc_dmat; /* bus DMA tag */ 164116743Ssam struct mtx sc_mtx; /* master lock (recursive) */ 165116743Ssam struct ath_hal *sc_ah; /* Atheros HAL */ 166138570Ssam struct ath_ratectrl *sc_rc; /* tx rate control support */ 167138570Ssam void (*sc_setdefantenna)(struct ath_softc *, u_int); 168116743Ssam unsigned int sc_invalid : 1,/* disable hardware accesses */ 169138570Ssam sc_mrretry : 1, /* multi-rate retry support */ 170138570Ssam sc_softled : 1, /* enable LED gpio status */ 171138570Ssam sc_splitmic: 1, /* split TKIP MIC keys */ 172138570Ssam sc_needmib : 1, /* enable MIB stats intr */ 173138570Ssam sc_hasdiversity : 1,/* rx diversity available */ 174138570Ssam sc_diversity : 1,/* enable rx diversity */ 175138570Ssam sc_hasveol : 1, /* tx VEOL support */ 176138570Ssam sc_hastpc : 1; /* per-packet TPC support */ 177116743Ssam /* rate tables */ 178116743Ssam const HAL_RATE_TABLE *sc_rates[IEEE80211_MODE_MAX]; 179116743Ssam const HAL_RATE_TABLE *sc_currates; /* current rate table */ 180116743Ssam enum ieee80211_phymode sc_curmode; /* current phy mode */ 181138570Ssam u_int16_t sc_curtxpow; /* current tx power limit */ 182138570Ssam HAL_CHANNEL sc_curchan; /* current h/w channel */ 183116743Ssam u_int8_t sc_rixmap[256]; /* IEEE to h/w rate table ix */ 184119144Ssam u_int8_t sc_hwmap[32]; /* h/w rate ix to IEEE table */ 185139500Ssam u_int8_t sc_hwflags[32]; /* " " " to radiotap flags */ 186138570Ssam u_int8_t sc_protrix; /* protection rate index */ 187138570Ssam u_int sc_txantenna; /* tx antenna (fixed or auto) */ 188116743Ssam HAL_INT sc_imask; /* interrupt mask copy */ 189138570Ssam u_int sc_keymax; /* size of key cache */ 190138570Ssam u_int8_t sc_keymap[16]; /* bit map of key cache use */ 191116743Ssam 192138570Ssam u_int32_t sc_beacons; /* beacon count for LED mgmt */ 193138570Ssam u_int16_t sc_ledstate; /* LED on/off state */ 194138570Ssam u_int16_t sc_ledpin; /* GPIO pin for driving LED */ 195138570Ssam 196119783Ssam struct bpf_if *sc_drvbpf; 197119783Ssam union { 198119783Ssam struct ath_tx_radiotap_header th; 199119783Ssam u_int8_t pad[64]; 200119783Ssam } u_tx_rt; 201127698Ssam int sc_tx_th_len; 202119783Ssam union { 203139500Ssam struct { 204139500Ssam struct ath_rx_radiotap_header th; 205139500Ssam struct ieee80211_qosframe wh; 206139500Ssam } u; 207119783Ssam u_int8_t pad[64]; 208119783Ssam } u_rx_rt; 209139500Ssam int sc_rx_rt_len; 210119783Ssam 211116743Ssam struct task sc_fataltask; /* fatal int processing */ 212116743Ssam 213138570Ssam struct ath_descdma sc_rxdma; /* RX descriptos */ 214138570Ssam ath_bufhead sc_rxbuf; /* receive buffer */ 215116743Ssam u_int32_t *sc_rxlink; /* link ptr in last RX desc */ 216116743Ssam struct task sc_rxtask; /* rx int processing */ 217138570Ssam struct task sc_rxorntask; /* rxorn int processing */ 218138570Ssam u_int8_t sc_defant; /* current default antenna */ 219138570Ssam u_int8_t sc_rxotherant; /* rx's on non-default antenna*/ 220116743Ssam 221138570Ssam struct ath_descdma sc_txdma; /* TX descriptors */ 222138570Ssam ath_bufhead sc_txbuf; /* transmit buffer */ 223138570Ssam struct mtx sc_txbuflock; /* txbuf lock */ 224116743Ssam int sc_tx_timer; /* transmit timeout */ 225138570Ssam u_int sc_txqsetup; /* h/w queues setup */ 226138570Ssam u_int sc_txintrperiod;/* tx interrupt batching */ 227138570Ssam struct ath_txq sc_txq[HAL_NUM_TX_QUEUES]; 228138570Ssam struct ath_txq *sc_ac2q[5]; /* WME AC -> h/w q map */ 229116743Ssam struct task sc_txtask; /* tx int processing */ 230116743Ssam 231138570Ssam struct ath_descdma sc_bdma; /* beacon descriptors */ 232138570Ssam ath_bufhead sc_bbuf; /* beacon buffers */ 233116743Ssam u_int sc_bhalq; /* HAL q for outgoing beacons */ 234138570Ssam u_int sc_bmisscount; /* missed beacon transmits */ 235138570Ssam u_int32_t sc_ant_tx[8]; /* recent tx frames/antenna */ 236138570Ssam struct ath_txq *sc_cabq; /* tx q for cab frames */ 237138570Ssam struct ieee80211_beacon_offsets sc_boff;/* dynamic update state */ 238116743Ssam struct task sc_bmisstask; /* bmiss int processing */ 239138570Ssam struct task sc_bstucktask; /* stuck beacon processing */ 240138570Ssam enum { 241138570Ssam OK, /* no change needed */ 242138570Ssam UPDATE, /* update pending */ 243138570Ssam COMMIT /* beacon sent, commit change */ 244138570Ssam } sc_updateslot; /* slot time update fsm */ 245116743Ssam 246116743Ssam struct callout sc_cal_ch; /* callout handle for cals */ 247116743Ssam struct callout sc_scan_ch; /* callout handle for scan */ 248116743Ssam}; 249138570Ssam#define sc_if sc_arp.ac_if 250119783Ssam#define sc_tx_th u_tx_rt.th 251139500Ssam#define sc_rx u_rx_rt.u 252139500Ssam#define sc_rx_th sc_rx.th 253139500Ssam#define sc_rx_wh sc_rx.wh 254116743Ssam 255121100Ssam#define ATH_LOCK_INIT(_sc) \ 256121100Ssam mtx_init(&(_sc)->sc_mtx, device_get_nameunit((_sc)->sc_dev), \ 257121100Ssam MTX_NETWORK_LOCK, MTX_DEF | MTX_RECURSE) 258121100Ssam#define ATH_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_mtx) 259121100Ssam#define ATH_LOCK(_sc) mtx_lock(&(_sc)->sc_mtx) 260121100Ssam#define ATH_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_mtx) 261121100Ssam#define ATH_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->sc_mtx, MA_OWNED) 262121100Ssam 263138570Ssam#define ATH_TXQ_SETUP(sc, i) ((sc)->sc_txqsetup & (1<<i)) 264138570Ssam 265121100Ssam#define ATH_TXBUF_LOCK_INIT(_sc) \ 266121100Ssam mtx_init(&(_sc)->sc_txbuflock, \ 267121100Ssam device_get_nameunit((_sc)->sc_dev), "xmit buf q", MTX_DEF) 268121100Ssam#define ATH_TXBUF_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->sc_txbuflock) 269121100Ssam#define ATH_TXBUF_LOCK(_sc) mtx_lock(&(_sc)->sc_txbuflock) 270121100Ssam#define ATH_TXBUF_UNLOCK(_sc) mtx_unlock(&(_sc)->sc_txbuflock) 271121100Ssam#define ATH_TXBUF_LOCK_ASSERT(_sc) \ 272121100Ssam mtx_assert(&(_sc)->sc_txbuflock, MA_OWNED) 273121100Ssam 274116743Ssamint ath_attach(u_int16_t, struct ath_softc *); 275116743Ssamint ath_detach(struct ath_softc *); 276116743Ssamvoid ath_resume(struct ath_softc *); 277116743Ssamvoid ath_suspend(struct ath_softc *); 278116743Ssamvoid ath_shutdown(struct ath_softc *); 279116743Ssamvoid ath_intr(void *); 280116743Ssam 281116743Ssam/* 282116743Ssam * HAL definitions to comply with local coding convention. 283116743Ssam */ 284138570Ssam#define ath_hal_detach(_ah) \ 285138570Ssam ((*(_ah)->ah_detach)((_ah))) 286116743Ssam#define ath_hal_reset(_ah, _opmode, _chan, _outdoor, _pstatus) \ 287116743Ssam ((*(_ah)->ah_reset)((_ah), (_opmode), (_chan), (_outdoor), (_pstatus))) 288116743Ssam#define ath_hal_getratetable(_ah, _mode) \ 289116743Ssam ((*(_ah)->ah_getRateTable)((_ah), (_mode))) 290116743Ssam#define ath_hal_getmac(_ah, _mac) \ 291116743Ssam ((*(_ah)->ah_getMacAddress)((_ah), (_mac))) 292138570Ssam#define ath_hal_setmac(_ah, _mac) \ 293138570Ssam ((*(_ah)->ah_setMacAddress)((_ah), (_mac))) 294116743Ssam#define ath_hal_intrset(_ah, _mask) \ 295116743Ssam ((*(_ah)->ah_setInterrupts)((_ah), (_mask))) 296116743Ssam#define ath_hal_intrget(_ah) \ 297116743Ssam ((*(_ah)->ah_getInterrupts)((_ah))) 298116743Ssam#define ath_hal_intrpend(_ah) \ 299116743Ssam ((*(_ah)->ah_isInterruptPending)((_ah))) 300116743Ssam#define ath_hal_getisr(_ah, _pmask) \ 301116743Ssam ((*(_ah)->ah_getPendingInterrupts)((_ah), (_pmask))) 302116743Ssam#define ath_hal_updatetxtriglevel(_ah, _inc) \ 303116743Ssam ((*(_ah)->ah_updateTxTrigLevel)((_ah), (_inc))) 304116743Ssam#define ath_hal_setpower(_ah, _mode, _sleepduration) \ 305116743Ssam ((*(_ah)->ah_setPowerMode)((_ah), (_mode), AH_TRUE, (_sleepduration))) 306138570Ssam#define ath_hal_keycachesize(_ah) \ 307138570Ssam ((*(_ah)->ah_getKeyCacheSize)((_ah))) 308116743Ssam#define ath_hal_keyreset(_ah, _ix) \ 309116743Ssam ((*(_ah)->ah_resetKeyCacheEntry)((_ah), (_ix))) 310138570Ssam#define ath_hal_keyset(_ah, _ix, _pk, _mac) \ 311138570Ssam ((*(_ah)->ah_setKeyCacheEntry)((_ah), (_ix), (_pk), (_mac), AH_FALSE)) 312116743Ssam#define ath_hal_keyisvalid(_ah, _ix) \ 313116743Ssam (((*(_ah)->ah_isKeyCacheEntryValid)((_ah), (_ix)))) 314116743Ssam#define ath_hal_keysetmac(_ah, _ix, _mac) \ 315116743Ssam ((*(_ah)->ah_setKeyCacheEntryMac)((_ah), (_ix), (_mac))) 316116743Ssam#define ath_hal_getrxfilter(_ah) \ 317116743Ssam ((*(_ah)->ah_getRxFilter)((_ah))) 318116743Ssam#define ath_hal_setrxfilter(_ah, _filter) \ 319116743Ssam ((*(_ah)->ah_setRxFilter)((_ah), (_filter))) 320116743Ssam#define ath_hal_setmcastfilter(_ah, _mfilt0, _mfilt1) \ 321116743Ssam ((*(_ah)->ah_setMulticastFilter)((_ah), (_mfilt0), (_mfilt1))) 322116743Ssam#define ath_hal_waitforbeacon(_ah, _bf) \ 323116743Ssam ((*(_ah)->ah_waitForBeaconDone)((_ah), (_bf)->bf_daddr)) 324116743Ssam#define ath_hal_putrxbuf(_ah, _bufaddr) \ 325116743Ssam ((*(_ah)->ah_setRxDP)((_ah), (_bufaddr))) 326116743Ssam#define ath_hal_gettsf32(_ah) \ 327116743Ssam ((*(_ah)->ah_getTsf32)((_ah))) 328116743Ssam#define ath_hal_gettsf64(_ah) \ 329116743Ssam ((*(_ah)->ah_getTsf64)((_ah))) 330116743Ssam#define ath_hal_resettsf(_ah) \ 331116743Ssam ((*(_ah)->ah_resetTsf)((_ah))) 332116743Ssam#define ath_hal_rxena(_ah) \ 333116743Ssam ((*(_ah)->ah_enableReceive)((_ah))) 334116743Ssam#define ath_hal_puttxbuf(_ah, _q, _bufaddr) \ 335116743Ssam ((*(_ah)->ah_setTxDP)((_ah), (_q), (_bufaddr))) 336116743Ssam#define ath_hal_gettxbuf(_ah, _q) \ 337116743Ssam ((*(_ah)->ah_getTxDP)((_ah), (_q))) 338138570Ssam#define ath_hal_numtxpending(_ah, _q) \ 339138570Ssam ((*(_ah)->ah_numTxPending)((_ah), (_q))) 340116743Ssam#define ath_hal_getrxbuf(_ah) \ 341116743Ssam ((*(_ah)->ah_getRxDP)((_ah))) 342116743Ssam#define ath_hal_txstart(_ah, _q) \ 343116743Ssam ((*(_ah)->ah_startTxDma)((_ah), (_q))) 344116743Ssam#define ath_hal_setchannel(_ah, _chan) \ 345116743Ssam ((*(_ah)->ah_setChannel)((_ah), (_chan))) 346116743Ssam#define ath_hal_calibrate(_ah, _chan) \ 347116743Ssam ((*(_ah)->ah_perCalibration)((_ah), (_chan))) 348116743Ssam#define ath_hal_setledstate(_ah, _state) \ 349116743Ssam ((*(_ah)->ah_setLedState)((_ah), (_state))) 350138570Ssam#define ath_hal_beaconinit(_ah, _nextb, _bperiod) \ 351138570Ssam ((*(_ah)->ah_beaconInit)((_ah), (_nextb), (_bperiod))) 352116743Ssam#define ath_hal_beaconreset(_ah) \ 353116743Ssam ((*(_ah)->ah_resetStationBeaconTimers)((_ah))) 354138570Ssam#define ath_hal_beacontimers(_ah, _bs) \ 355138570Ssam ((*(_ah)->ah_setStationBeaconTimers)((_ah), (_bs))) 356116743Ssam#define ath_hal_setassocid(_ah, _bss, _associd) \ 357138570Ssam ((*(_ah)->ah_writeAssocid)((_ah), (_bss), (_associd))) 358138570Ssam#define ath_hal_phydisable(_ah) \ 359138570Ssam ((*(_ah)->ah_phyDisable)((_ah))) 360138570Ssam#define ath_hal_setopmode(_ah) \ 361138570Ssam ((*(_ah)->ah_setPCUConfig)((_ah))) 362116743Ssam#define ath_hal_stoptxdma(_ah, _qnum) \ 363116743Ssam ((*(_ah)->ah_stopTxDma)((_ah), (_qnum))) 364116743Ssam#define ath_hal_stoppcurecv(_ah) \ 365116743Ssam ((*(_ah)->ah_stopPcuReceive)((_ah))) 366116743Ssam#define ath_hal_startpcurecv(_ah) \ 367116743Ssam ((*(_ah)->ah_startPcuReceive)((_ah))) 368116743Ssam#define ath_hal_stopdmarecv(_ah) \ 369116743Ssam ((*(_ah)->ah_stopDmaReceive)((_ah))) 370138570Ssam#define ath_hal_getdiagstate(_ah, _id, _indata, _insize, _outdata, _outsize) \ 371138570Ssam ((*(_ah)->ah_getDiagState)((_ah), (_id), \ 372138570Ssam (_indata), (_insize), (_outdata), (_outsize))) 373116743Ssam#define ath_hal_setuptxqueue(_ah, _type, _irq) \ 374116743Ssam ((*(_ah)->ah_setupTxQueue)((_ah), (_type), (_irq))) 375116743Ssam#define ath_hal_resettxqueue(_ah, _q) \ 376116743Ssam ((*(_ah)->ah_resetTxQueue)((_ah), (_q))) 377116743Ssam#define ath_hal_releasetxqueue(_ah, _q) \ 378116743Ssam ((*(_ah)->ah_releaseTxQueue)((_ah), (_q))) 379138570Ssam#define ath_hal_gettxqueueprops(_ah, _q, _qi) \ 380138570Ssam ((*(_ah)->ah_getTxQueueProps)((_ah), (_q), (_qi))) 381138570Ssam#define ath_hal_settxqueueprops(_ah, _q, _qi) \ 382138570Ssam ((*(_ah)->ah_setTxQueueProps)((_ah), (_q), (_qi))) 383116743Ssam#define ath_hal_getrfgain(_ah) \ 384116743Ssam ((*(_ah)->ah_getRfGain)((_ah))) 385138570Ssam#define ath_hal_getdefantenna(_ah) \ 386138570Ssam ((*(_ah)->ah_getDefAntenna)((_ah))) 387138570Ssam#define ath_hal_setdefantenna(_ah, _ant) \ 388138570Ssam ((*(_ah)->ah_setDefAntenna)((_ah), (_ant))) 389138570Ssam#define ath_hal_rxmonitor(_ah, _arg) \ 390138570Ssam ((*(_ah)->ah_rxMonitor)((_ah), (_arg))) 391138570Ssam#define ath_hal_mibevent(_ah, _stats) \ 392138570Ssam ((*(_ah)->ah_procMibEvent)((_ah), (_stats))) 393138570Ssam#define ath_hal_setslottime(_ah, _us) \ 394138570Ssam ((*(_ah)->ah_setSlotTime)((_ah), (_us))) 395138570Ssam#define ath_hal_getslottime(_ah) \ 396138570Ssam ((*(_ah)->ah_getSlotTime)((_ah))) 397138570Ssam#define ath_hal_setacktimeout(_ah, _us) \ 398138570Ssam ((*(_ah)->ah_setAckTimeout)((_ah), (_us))) 399138570Ssam#define ath_hal_getacktimeout(_ah) \ 400138570Ssam ((*(_ah)->ah_getAckTimeout)((_ah))) 401138570Ssam#define ath_hal_setctstimeout(_ah, _us) \ 402138570Ssam ((*(_ah)->ah_setCTSTimeout)((_ah), (_us))) 403138570Ssam#define ath_hal_getctstimeout(_ah) \ 404138570Ssam ((*(_ah)->ah_getCTSTimeout)((_ah))) 405138570Ssam#define ath_hal_getcapability(_ah, _cap, _param, _result) \ 406138570Ssam ((*(_ah)->ah_getCapability)((_ah), (_cap), (_param), (_result))) 407138570Ssam#define ath_hal_setcapability(_ah, _cap, _param, _v, _status) \ 408138570Ssam ((*(_ah)->ah_setCapability)((_ah), (_cap), (_param), (_v), (_status))) 409138570Ssam#define ath_hal_ciphersupported(_ah, _cipher) \ 410138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_CIPHER, _cipher, NULL) == HAL_OK) 411138570Ssam#define ath_hal_getregdomain(_ah, _prd) \ 412138570Ssam ath_hal_getcapability(_ah, HAL_CAP_REG_DMN, 0, (_prd)) 413138570Ssam#define ath_hal_getcountrycode(_ah, _pcc) \ 414138570Ssam (*(_pcc) = (_ah)->ah_countryCode) 415138570Ssam#define ath_hal_tkipsplit(_ah) \ 416138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TKIP_SPLIT, 0, NULL) == HAL_OK) 417138570Ssam#define ath_hal_hwphycounters(_ah) \ 418138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_PHYCOUNTERS, 0, NULL) == HAL_OK) 419138570Ssam#define ath_hal_hasdiversity(_ah) \ 420138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_DIVERSITY, 0, NULL) == HAL_OK) 421138570Ssam#define ath_hal_getdiversity(_ah) \ 422138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_DIVERSITY, 1, NULL) == HAL_OK) 423138570Ssam#define ath_hal_setdiversity(_ah, _v) \ 424138570Ssam ath_hal_setcapability(_ah, HAL_CAP_DIVERSITY, 1, _v, NULL) 425138570Ssam#define ath_hal_getdiag(_ah, _pv) \ 426138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_DIAG, 0, _pv) == HAL_OK) 427138570Ssam#define ath_hal_setdiag(_ah, _v) \ 428138570Ssam ath_hal_setcapability(_ah, HAL_CAP_DIAG, 0, _v, NULL) 429138570Ssam#define ath_hal_getnumtxqueues(_ah, _pv) \ 430138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_NUM_TXQUEUES, 0, _pv) == HAL_OK) 431138570Ssam#define ath_hal_hasveol(_ah) \ 432138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_VEOL, 0, NULL) == HAL_OK) 433138570Ssam#define ath_hal_hastxpowlimit(_ah) \ 434138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TXPOW, 0, NULL) == HAL_OK) 435138570Ssam#define ath_hal_settxpowlimit(_ah, _pow) \ 436138570Ssam ((*(_ah)->ah_setTxPowerLimit)((_ah), (_pow))) 437138570Ssam#define ath_hal_gettxpowlimit(_ah, _ppow) \ 438138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TXPOW, 1, _ppow) == HAL_OK) 439138570Ssam#define ath_hal_getmaxtxpow(_ah, _ppow) \ 440138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TXPOW, 2, _ppow) == HAL_OK) 441138570Ssam#define ath_hal_gettpscale(_ah, _scale) \ 442138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TXPOW, 3, _scale) == HAL_OK) 443138570Ssam#define ath_hal_settpscale(_ah, _v) \ 444138570Ssam ath_hal_setcapability(_ah, HAL_CAP_TXPOW, 3, _v, NULL) 445138570Ssam#define ath_hal_hastpc(_ah) \ 446138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TPC, 0, NULL) == HAL_OK) 447138570Ssam#define ath_hal_gettpc(_ah) \ 448138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_TPC, 1, NULL) == HAL_OK) 449138570Ssam#define ath_hal_settpc(_ah, _v) \ 450138570Ssam ath_hal_setcapability(_ah, HAL_CAP_TPC, 1, _v, NULL) 451138570Ssam#define ath_hal_hasbursting(_ah) \ 452138570Ssam (ath_hal_getcapability(_ah, HAL_CAP_BURST, 0, NULL) == HAL_OK) 453116743Ssam 454116743Ssam#define ath_hal_setuprxdesc(_ah, _ds, _size, _intreq) \ 455116743Ssam ((*(_ah)->ah_setupRxDesc)((_ah), (_ds), (_size), (_intreq))) 456123044Ssam#define ath_hal_rxprocdesc(_ah, _ds, _dspa, _dsnext) \ 457123044Ssam ((*(_ah)->ah_procRxDesc)((_ah), (_ds), (_dspa), (_dsnext))) 458116743Ssam#define ath_hal_setuptxdesc(_ah, _ds, _plen, _hlen, _atype, _txpow, \ 459116743Ssam _txr0, _txtr0, _keyix, _ant, _flags, \ 460116743Ssam _rtsrate, _rtsdura) \ 461116743Ssam ((*(_ah)->ah_setupTxDesc)((_ah), (_ds), (_plen), (_hlen), (_atype), \ 462116743Ssam (_txpow), (_txr0), (_txtr0), (_keyix), (_ant), \ 463116743Ssam (_flags), (_rtsrate), (_rtsdura))) 464138570Ssam#define ath_hal_setupxtxdesc(_ah, _ds, \ 465116743Ssam _txr1, _txtr1, _txr2, _txtr2, _txr3, _txtr3) \ 466138570Ssam ((*(_ah)->ah_setupXTxDesc)((_ah), (_ds), \ 467116743Ssam (_txr1), (_txtr1), (_txr2), (_txtr2), (_txr3), (_txtr3))) 468138570Ssam#define ath_hal_filltxdesc(_ah, _ds, _l, _first, _last, _ds0) \ 469138570Ssam ((*(_ah)->ah_fillTxDesc)((_ah), (_ds), (_l), (_first), (_last), (_ds0))) 470116743Ssam#define ath_hal_txprocdesc(_ah, _ds) \ 471116743Ssam ((*(_ah)->ah_procTxDesc)((_ah), (_ds))) 472138570Ssam#define ath_hal_updateCTSForBursting(_ah, _ds, _prevds, _prevdsWithCTS, \ 473138570Ssam _gatingds, _txOpLimit, _ctsDuration) \ 474138570Ssam ((*(_ah)->ah_updateCTSForBursting)((_ah), (_ds), (_prevds), \ 475138570Ssam (_prevdsWithCTS), (_gatingds), (_txOpLimit), (_ctsDuration))) 476116743Ssam 477138570Ssam#define ath_hal_gpioCfgOutput(_ah, _gpio) \ 478138570Ssam ((*(_ah)->ah_gpioCfgOutput)((_ah), (_gpio))) 479138570Ssam#define ath_hal_gpioset(_ah, _gpio, _b) \ 480138570Ssam ((*(_ah)->ah_gpioSet)((_ah), (_gpio), (_b))) 481138570Ssam 482116743Ssam#endif /* _DEV_ATH_ATHVAR_H */ 483