actbl1.h revision 70243
169450Smsmith/****************************************************************************** 269450Smsmith * 369450Smsmith * Name: actbl1.h - ACPI 1.0 tables 470243Smsmith * $Revision: 16 $ 569450Smsmith * 669450Smsmith *****************************************************************************/ 769450Smsmith 869450Smsmith/****************************************************************************** 969450Smsmith * 1069450Smsmith * 1. Copyright Notice 1169450Smsmith * 1270243Smsmith * Some or all of this work - Copyright (c) 1999, 2000, Intel Corp. 1370243Smsmith * All rights reserved. 1469450Smsmith * 1569450Smsmith * 2. License 1669450Smsmith * 1769450Smsmith * 2.1. This is your license from Intel Corp. under its intellectual property 1869450Smsmith * rights. You may have additional license terms from the party that provided 1969450Smsmith * you this software, covering your right to use that party's intellectual 2069450Smsmith * property rights. 2169450Smsmith * 2269450Smsmith * 2.2. Intel grants, free of charge, to any person ("Licensee") obtaining a 2369450Smsmith * copy of the source code appearing in this file ("Covered Code") an 2469450Smsmith * irrevocable, perpetual, worldwide license under Intel's copyrights in the 2569450Smsmith * base code distributed originally by Intel ("Original Intel Code") to copy, 2669450Smsmith * make derivatives, distribute, use and display any portion of the Covered 2769450Smsmith * Code in any form, with the right to sublicense such rights; and 2869450Smsmith * 2969450Smsmith * 2.3. Intel grants Licensee a non-exclusive and non-transferable patent 3069450Smsmith * license (with the right to sublicense), under only those claims of Intel 3169450Smsmith * patents that are infringed by the Original Intel Code, to make, use, sell, 3269450Smsmith * offer to sell, and import the Covered Code and derivative works thereof 3369450Smsmith * solely to the minimum extent necessary to exercise the above copyright 3469450Smsmith * license, and in no event shall the patent license extend to any additions 3569450Smsmith * to or modifications of the Original Intel Code. No other license or right 3669450Smsmith * is granted directly or by implication, estoppel or otherwise; 3769450Smsmith * 3869450Smsmith * The above copyright and patent license is granted only if the following 3969450Smsmith * conditions are met: 4069450Smsmith * 4169450Smsmith * 3. Conditions 4269450Smsmith * 4369450Smsmith * 3.1. Redistribution of Source with Rights to Further Distribute Source. 4469450Smsmith * Redistribution of source code of any substantial portion of the Covered 4569450Smsmith * Code or modification with rights to further distribute source must include 4669450Smsmith * the above Copyright Notice, the above License, this list of Conditions, 4769450Smsmith * and the following Disclaimer and Export Compliance provision. In addition, 4869450Smsmith * Licensee must cause all Covered Code to which Licensee contributes to 4969450Smsmith * contain a file documenting the changes Licensee made to create that Covered 5069450Smsmith * Code and the date of any change. Licensee must include in that file the 5169450Smsmith * documentation of any changes made by any predecessor Licensee. Licensee 5269450Smsmith * must include a prominent statement that the modification is derived, 5369450Smsmith * directly or indirectly, from Original Intel Code. 5469450Smsmith * 5569450Smsmith * 3.2. Redistribution of Source with no Rights to Further Distribute Source. 5669450Smsmith * Redistribution of source code of any substantial portion of the Covered 5769450Smsmith * Code or modification without rights to further distribute source must 5869450Smsmith * include the following Disclaimer and Export Compliance provision in the 5969450Smsmith * documentation and/or other materials provided with distribution. In 6069450Smsmith * addition, Licensee may not authorize further sublicense of source of any 6169450Smsmith * portion of the Covered Code, and must include terms to the effect that the 6269450Smsmith * license from Licensee to its licensee is limited to the intellectual 6369450Smsmith * property embodied in the software Licensee provides to its licensee, and 6469450Smsmith * not to intellectual property embodied in modifications its licensee may 6569450Smsmith * make. 6669450Smsmith * 6769450Smsmith * 3.3. Redistribution of Executable. Redistribution in executable form of any 6869450Smsmith * substantial portion of the Covered Code or modification must reproduce the 6969450Smsmith * above Copyright Notice, and the following Disclaimer and Export Compliance 7069450Smsmith * provision in the documentation and/or other materials provided with the 7169450Smsmith * distribution. 7269450Smsmith * 7369450Smsmith * 3.4. Intel retains all right, title, and interest in and to the Original 7469450Smsmith * Intel Code. 7569450Smsmith * 7669450Smsmith * 3.5. Neither the name Intel nor any other trademark owned or controlled by 7769450Smsmith * Intel shall be used in advertising or otherwise to promote the sale, use or 7869450Smsmith * other dealings in products derived from or relating to the Covered Code 7969450Smsmith * without prior written authorization from Intel. 8069450Smsmith * 8169450Smsmith * 4. Disclaimer and Export Compliance 8269450Smsmith * 8369450Smsmith * 4.1. INTEL MAKES NO WARRANTY OF ANY KIND REGARDING ANY SOFTWARE PROVIDED 8469450Smsmith * HERE. ANY SOFTWARE ORIGINATING FROM INTEL OR DERIVED FROM INTEL SOFTWARE 8569450Smsmith * IS PROVIDED "AS IS," AND INTEL WILL NOT PROVIDE ANY SUPPORT, ASSISTANCE, 8669450Smsmith * INSTALLATION, TRAINING OR OTHER SERVICES. INTEL WILL NOT PROVIDE ANY 8769450Smsmith * UPDATES, ENHANCEMENTS OR EXTENSIONS. INTEL SPECIFICALLY DISCLAIMS ANY 8869450Smsmith * IMPLIED WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT AND FITNESS FOR A 8969450Smsmith * PARTICULAR PURPOSE. 9069450Smsmith * 9169450Smsmith * 4.2. IN NO EVENT SHALL INTEL HAVE ANY LIABILITY TO LICENSEE, ITS LICENSEES 9269450Smsmith * OR ANY OTHER THIRD PARTY, FOR ANY LOST PROFITS, LOST DATA, LOSS OF USE OR 9369450Smsmith * COSTS OF PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, OR FOR ANY INDIRECT, 9469450Smsmith * SPECIAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THIS AGREEMENT, UNDER ANY 9569450Smsmith * CAUSE OF ACTION OR THEORY OF LIABILITY, AND IRRESPECTIVE OF WHETHER INTEL 9669450Smsmith * HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. THESE LIMITATIONS 9769450Smsmith * SHALL APPLY NOTWITHSTANDING THE FAILURE OF THE ESSENTIAL PURPOSE OF ANY 9869450Smsmith * LIMITED REMEDY. 9969450Smsmith * 10069450Smsmith * 4.3. Licensee shall not export, either directly or indirectly, any of this 10169450Smsmith * software or system incorporating such software without first obtaining any 10269450Smsmith * required license or other approval from the U. S. Department of Commerce or 10369450Smsmith * any other agency or department of the United States Government. In the 10469450Smsmith * event Licensee exports any such software from the United States or 10569450Smsmith * re-exports any such software from a foreign destination, Licensee shall 10669450Smsmith * ensure that the distribution and export/re-export of the software is in 10769450Smsmith * compliance with all laws, regulations, orders, or other restrictions of the 10869450Smsmith * U.S. Export Administration Regulations. Licensee agrees that neither it nor 10969450Smsmith * any of its subsidiaries will export/re-export any technical data, process, 11069450Smsmith * software, or service, directly or indirectly, to any country for which the 11169450Smsmith * United States government or any agency thereof requires an export license, 11269450Smsmith * other governmental approval, or letter of assurance, without first obtaining 11369450Smsmith * such license, approval or letter. 11469450Smsmith * 11569450Smsmith *****************************************************************************/ 11669450Smsmith 11769450Smsmith#ifndef __ACTBL1_H__ 11869450Smsmith#define __ACTBL1_H__ 11969450Smsmith 12069450Smsmith#pragma pack(1) 12169450Smsmith 12269450Smsmith/*************************************/ 12369450Smsmith/* ACPI Specification Rev 1.0 for */ 12469450Smsmith/* the Root System Description Table */ 12569450Smsmith/*************************************/ 12669450Smsmithtypedef struct 12769450Smsmith{ 12869450Smsmith ACPI_TABLE_HEADER header; /* Table header */ 12969450Smsmith UINT32 TableOffsetEntry [1]; /* Array of pointers to other */ 13069450Smsmith /* ACPI tables */ 13169450Smsmith} RSDT_DESCRIPTOR_REV1; 13269450Smsmith 13369450Smsmith 13469450Smsmith/***************************************/ 13569450Smsmith/* ACPI Specification Rev 1.0 for */ 13669450Smsmith/* the Firmware ACPI Control Structure */ 13769450Smsmith/***************************************/ 13869450Smsmithtypedef struct 13969450Smsmith{ 14069450Smsmith NATIVE_CHAR Signature[4]; /* signature "FACS" */ 14169450Smsmith UINT32 Length; /* length of structure, in bytes */ 14269450Smsmith UINT32 HardwareSignature; /* hardware configuration signature */ 14369450Smsmith UINT32 FirmwareWakingVector; /* ACPI OS waking vector */ 14469450Smsmith UINT32 GlobalLock; /* Global Lock */ 14569450Smsmith UINT32_BIT S4Bios_f : 1; /* Indicates if S4BIOS support is present */ 14669450Smsmith UINT32_BIT Reserved1 : 31; /* must be 0 */ 14769450Smsmith UINT8 Resverved3 [40]; /* reserved - must be zero */ 14869450Smsmith 14969450Smsmith} FACS_DESCRIPTOR_REV1; 15069450Smsmith 15169450Smsmith 15269450Smsmith/************************************/ 15369450Smsmith/* ACPI Specification Rev 1.0 for */ 15469450Smsmith/* the Fixed ACPI Description Table */ 15569450Smsmith/************************************/ 15669450Smsmithtypedef struct 15769450Smsmith{ 15869450Smsmith ACPI_TABLE_HEADER header; /* table header */ 15969450Smsmith UINT32 FirmwareCtrl; /* Physical address of FACS */ 16069450Smsmith UINT32 Dsdt; /* Physical address of DSDT */ 16169450Smsmith UINT8 Model; /* System Interrupt Model */ 16269450Smsmith UINT8 Reserved1; /* reserved */ 16369450Smsmith UINT16 SciInt; /* System vector of SCI interrupt */ 16469450Smsmith UINT32 SmiCmd; /* Port address of SMI command port */ 16569450Smsmith UINT8 AcpiEnable; /* value to write to smi_cmd to enable ACPI */ 16669450Smsmith UINT8 AcpiDisable; /* value to write to smi_cmd to disable ACPI */ 16769450Smsmith UINT8 S4BiosReq; /* Value to write to SMI CMD to enter S4BIOS state */ 16869450Smsmith UINT8 Reserved2; /* reserved - must be zero */ 16969450Smsmith UINT32 Pm1aEvtBlk; /* Port address of Power Mgt 1a AcpiEvent Reg Blk */ 17069450Smsmith UINT32 Pm1bEvtBlk; /* Port address of Power Mgt 1b AcpiEvent Reg Blk */ 17169450Smsmith UINT32 Pm1aCntBlk; /* Port address of Power Mgt 1a Control Reg Blk */ 17269450Smsmith UINT32 Pm1bCntBlk; /* Port address of Power Mgt 1b Control Reg Blk */ 17369450Smsmith UINT32 Pm2CntBlk; /* Port address of Power Mgt 2 Control Reg Blk */ 17469450Smsmith UINT32 PmTmrBlk; /* Port address of Power Mgt Timer Ctrl Reg Blk */ 17569450Smsmith UINT32 Gpe0Blk; /* Port addr of General Purpose AcpiEvent 0 Reg Blk */ 17669450Smsmith UINT32 Gpe1Blk; /* Port addr of General Purpose AcpiEvent 1 Reg Blk */ 17769450Smsmith UINT8 Pm1EvtLen; /* Byte Length of ports at pm1X_evt_blk */ 17869450Smsmith UINT8 Pm1CntLen; /* Byte Length of ports at pm1X_cnt_blk */ 17969450Smsmith UINT8 Pm2CntLen; /* Byte Length of ports at pm2_cnt_blk */ 18069450Smsmith UINT8 PmTmLen; /* Byte Length of ports at pm_tm_blk */ 18169450Smsmith UINT8 Gpe0BlkLen; /* Byte Length of ports at gpe0_blk */ 18269450Smsmith UINT8 Gpe1BlkLen; /* Byte Length of ports at gpe1_blk */ 18369450Smsmith UINT8 Gpe1Base; /* offset in gpe model where gpe1 events start */ 18469450Smsmith UINT8 Reserved3; /* reserved */ 18569450Smsmith UINT16 Plvl2Lat; /* worst case HW latency to enter/exit C2 state */ 18669450Smsmith UINT16 Plvl3Lat; /* worst case HW latency to enter/exit C3 state */ 18769450Smsmith UINT16 FlushSize; /* Size of area read to flush caches */ 18869450Smsmith UINT16 FlushStride; /* Stride used in flushing caches */ 18969450Smsmith UINT8 DutyOffset; /* bit location of duty cycle field in p_cnt reg */ 19069450Smsmith UINT8 DutyWidth; /* bit width of duty cycle field in p_cnt reg */ 19169450Smsmith UINT8 DayAlrm; /* index to day-of-month alarm in RTC CMOS RAM */ 19269450Smsmith UINT8 MonAlrm; /* index to month-of-year alarm in RTC CMOS RAM */ 19369450Smsmith UINT8 Century; /* index to century in RTC CMOS RAM */ 19469450Smsmith UINT8 Reserved4; /* reserved */ 19569450Smsmith UINT8 Reserved4a; /* reserved */ 19669450Smsmith UINT8 Reserved4b; /* reserved */ 19769450Smsmith UINT32_BIT WbInvd : 1; /* wbinvd instruction works properly */ 19869450Smsmith UINT32_BIT WbInvdFlush : 1; /* wbinvd flushes but does not invalidate */ 19969450Smsmith UINT32_BIT ProcC1 : 1; /* all processors support C1 state */ 20069450Smsmith UINT32_BIT Plvl2Up : 1; /* C2 state works on MP system */ 20169450Smsmith UINT32_BIT PwrButton : 1; /* Power button is handled as a generic feature */ 20269450Smsmith UINT32_BIT SleepButton : 1; /* Sleep button is handled as a generic feature, or not present */ 20369450Smsmith UINT32_BIT FixedRTC : 1; /* RTC wakeup stat not in fixed register space */ 20469450Smsmith UINT32_BIT Rtcs4 : 1; /* RTC wakeup stat not possible from S4 */ 20569450Smsmith UINT32_BIT TmrValExt : 1; /* tmr_val is 32 bits */ 20669450Smsmith UINT32_BIT Reserved5 : 23; /* reserved - must be zero */ 20769450Smsmith 20869450Smsmith} FADT_DESCRIPTOR_REV1; 20969450Smsmith 21069450Smsmith#pragma pack() 21169450Smsmith 21269450Smsmith#endif /* __ACTBL1_H__ */ 21369450Smsmith 21469450Smsmith 215