pmap-v4.c revision 132899
1129198Scognet/* From: $NetBSD: pmap.c,v 1.148 2004/04/03 04:35:48 bsh Exp $ */ 2129198Scognet/* 3129198Scognet * Copyright 2004 Olivier Houchard. 4129198Scognet * Copyright 2003 Wasabi Systems, Inc. 5129198Scognet * All rights reserved. 6129198Scognet * 7129198Scognet * Written by Steve C. Woodford for Wasabi Systems, Inc. 8129198Scognet * 9129198Scognet * Redistribution and use in source and binary forms, with or without 10129198Scognet * modification, are permitted provided that the following conditions 11129198Scognet * are met: 12129198Scognet * 1. Redistributions of source code must retain the above copyright 13129198Scognet * notice, this list of conditions and the following disclaimer. 14129198Scognet * 2. Redistributions in binary form must reproduce the above copyright 15129198Scognet * notice, this list of conditions and the following disclaimer in the 16129198Scognet * documentation and/or other materials provided with the distribution. 17129198Scognet * 3. All advertising materials mentioning features or use of this software 18129198Scognet * must display the following acknowledgement: 19129198Scognet * This product includes software developed for the NetBSD Project by 20129198Scognet * Wasabi Systems, Inc. 21129198Scognet * 4. The name of Wasabi Systems, Inc. may not be used to endorse 22129198Scognet * or promote products derived from this software without specific prior 23129198Scognet * written permission. 24129198Scognet * 25129198Scognet * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND 26129198Scognet * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 27129198Scognet * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 28129198Scognet * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL WASABI SYSTEMS, INC 29129198Scognet * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 30129198Scognet * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 31129198Scognet * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 32129198Scognet * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 33129198Scognet * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 34129198Scognet * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 35129198Scognet * POSSIBILITY OF SUCH DAMAGE. 36129198Scognet */ 37129198Scognet 38129198Scognet/* 39129198Scognet * Copyright (c) 2002-2003 Wasabi Systems, Inc. 40129198Scognet * Copyright (c) 2001 Richard Earnshaw 41129198Scognet * Copyright (c) 2001-2002 Christopher Gilbert 42129198Scognet * All rights reserved. 43129198Scognet * 44129198Scognet * 1. Redistributions of source code must retain the above copyright 45129198Scognet * notice, this list of conditions and the following disclaimer. 46129198Scognet * 2. Redistributions in binary form must reproduce the above copyright 47129198Scognet * notice, this list of conditions and the following disclaimer in the 48129198Scognet * documentation and/or other materials provided with the distribution. 49129198Scognet * 3. The name of the company nor the name of the author may be used to 50129198Scognet * endorse or promote products derived from this software without specific 51129198Scognet * prior written permission. 52129198Scognet * 53129198Scognet * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED 54129198Scognet * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF 55129198Scognet * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 56129198Scognet * IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 57129198Scognet * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 58129198Scognet * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR 59129198Scognet * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 60129198Scognet * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 61129198Scognet * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 62129198Scognet * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 63129198Scognet * SUCH DAMAGE. 64129198Scognet */ 65129198Scognet/*- 66129198Scognet * Copyright (c) 1999 The NetBSD Foundation, Inc. 67129198Scognet * All rights reserved. 68129198Scognet * 69129198Scognet * This code is derived from software contributed to The NetBSD Foundation 70129198Scognet * by Charles M. Hannum. 71129198Scognet * 72129198Scognet * Redistribution and use in source and binary forms, with or without 73129198Scognet * modification, are permitted provided that the following conditions 74129198Scognet * are met: 75129198Scognet * 1. Redistributions of source code must retain the above copyright 76129198Scognet * notice, this list of conditions and the following disclaimer. 77129198Scognet * 2. Redistributions in binary form must reproduce the above copyright 78129198Scognet * notice, this list of conditions and the following disclaimer in the 79129198Scognet * documentation and/or other materials provided with the distribution. 80129198Scognet * 3. All advertising materials mentioning features or use of this software 81129198Scognet * must display the following acknowledgement: 82129198Scognet * This product includes software developed by the NetBSD 83129198Scognet * Foundation, Inc. and its contributors. 84129198Scognet * 4. Neither the name of The NetBSD Foundation nor the names of its 85129198Scognet * contributors may be used to endorse or promote products derived 86129198Scognet * from this software without specific prior written permission. 87129198Scognet * 88129198Scognet * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS 89129198Scognet * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 90129198Scognet * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 91129198Scognet * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS 92129198Scognet * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 93129198Scognet * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 94129198Scognet * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 95129198Scognet * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 96129198Scognet * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 97129198Scognet * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 98129198Scognet * POSSIBILITY OF SUCH DAMAGE. 99129198Scognet */ 100129198Scognet 101129198Scognet/* 102129198Scognet * Copyright (c) 1994-1998 Mark Brinicombe. 103129198Scognet * Copyright (c) 1994 Brini. 104129198Scognet * All rights reserved. 105129198Scognet * 106129198Scognet * This code is derived from software written for Brini by Mark Brinicombe 107129198Scognet * 108129198Scognet * Redistribution and use in source and binary forms, with or without 109129198Scognet * modification, are permitted provided that the following conditions 110129198Scognet * are met: 111129198Scognet * 1. Redistributions of source code must retain the above copyright 112129198Scognet * notice, this list of conditions and the following disclaimer. 113129198Scognet * 2. Redistributions in binary form must reproduce the above copyright 114129198Scognet * notice, this list of conditions and the following disclaimer in the 115129198Scognet * documentation and/or other materials provided with the distribution. 116129198Scognet * 3. All advertising materials mentioning features or use of this software 117129198Scognet * must display the following acknowledgement: 118129198Scognet * This product includes software developed by Mark Brinicombe. 119129198Scognet * 4. The name of the author may not be used to endorse or promote products 120129198Scognet * derived from this software without specific prior written permission. 121129198Scognet * 122129198Scognet * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR 123129198Scognet * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 124129198Scognet * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 125129198Scognet * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 126129198Scognet * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 127129198Scognet * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 128129198Scognet * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 129129198Scognet * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 130129198Scognet * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF 131129198Scognet * 132129198Scognet * RiscBSD kernel project 133129198Scognet * 134129198Scognet * pmap.c 135129198Scognet * 136129198Scognet * Machine dependant vm stuff 137129198Scognet * 138129198Scognet * Created : 20/09/94 139129198Scognet */ 140129198Scognet 141129198Scognet/* 142129198Scognet * Special compilation symbols 143129198Scognet * PMAP_DEBUG - Build in pmap_debug_level code 144129198Scognet */ 145129198Scognet/* Include header files */ 146129198Scognet#include <sys/cdefs.h> 147129198Scognet__FBSDID("$FreeBSD: head/sys/arm/arm/pmap.c 132899 2004-07-30 20:38:30Z alc $"); 148129198Scognet#include <sys/param.h> 149129198Scognet#include <sys/systm.h> 150129198Scognet#include <sys/kernel.h> 151129198Scognet#include <sys/proc.h> 152129198Scognet#include <sys/malloc.h> 153129198Scognet#include <sys/msgbuf.h> 154129198Scognet#include <sys/vmmeter.h> 155129198Scognet#include <sys/mman.h> 156129198Scognet#include <sys/smp.h> 157129198Scognet#include <sys/sx.h> 158129198Scognet#include <sys/sched.h> 159129198Scognet 160129198Scognet#include <vm/vm.h> 161129198Scognet#include <vm/uma.h> 162129198Scognet#include <vm/pmap.h> 163129198Scognet#include <vm/vm_kern.h> 164129198Scognet#include <vm/vm_object.h> 165129198Scognet#include <vm/vm_map.h> 166129198Scognet#include <vm/vm_page.h> 167129198Scognet#include <vm/vm_pageout.h> 168129198Scognet#include <vm/vm_extern.h> 169129198Scognet#include <sys/lock.h> 170129198Scognet#include <sys/mutex.h> 171129198Scognet#include <machine/md_var.h> 172129198Scognet#include <machine/vmparam.h> 173129198Scognet#include <machine/cpu.h> 174129198Scognet#include <machine/cpufunc.h> 175129198Scognet#include <machine/pcb.h> 176129198Scognet 177129198Scognet#ifdef PMAP_DEBUG 178129198Scognet#define PDEBUG(_lev_,_stat_) \ 179129198Scognet if (pmap_debug_level >= (_lev_)) \ 180129198Scognet ((_stat_)) 181129198Scognet#define dprintf printf 182129198Scognet 183129198Scognetint pmap_debug_level = 0; 184129198Scognet#define PMAP_INLINE 185129198Scognet#else /* PMAP_DEBUG */ 186129198Scognet#define PDEBUG(_lev_,_stat_) /* Nothing */ 187129198Scognet#define dprintf(x, arg...) 188129198Scognet#define PMAP_INLINE 189129198Scognet#endif /* PMAP_DEBUG */ 190129198Scognet 191129198Scognet/* 192129198Scognet * Get PDEs and PTEs for user/kernel address space 193129198Scognet */ 194129198Scognet#define pdir_pde(m, v) (m[(vm_offset_t)(v) >> PDR_SHIFT]) 195129198Scognet 196129198Scognet#define pmap_pte_prot(m, p) (protection_codes[p]) 197129198Scognetstatic int protection_codes[8]; 198129198Scognet 199129198Scognetextern struct pv_addr systempage; 200129198Scognet/* 201129198Scognet * Internal function prototypes 202129198Scognet */ 203129198Scognetstatic PMAP_INLINE void pmap_invalidate_page (pmap_t, vm_offset_t); 204129198Scognet#if 0 205129198Scognetstatic PMAP_INLINE void pmap_invalidate_tlb (pmap_t, vm_offset_t); 206129198Scognet#endif 207129198Scognetstatic PMAP_INLINE void pmap_invalidate_tlb_all (pmap_t); 208129198Scognetstatic PMAP_INLINE void pmap_changebit (vm_page_t, int, boolean_t); 209129198Scognetstatic PMAP_INLINE int pmap_track_modified(vm_offset_t); 210129198Scognetstatic pt_entry_t * pmap_pte (pmap_t, vm_offset_t); 211129198Scognetstatic int pmap_unuse_pt (pmap_t, vm_offset_t, vm_page_t); 212129198Scognetstatic PMAP_INLINE void pmap_free_pv_entry (pv_entry_t); 213129198Scognetstatic PMAP_INLINE int pmap_unwire_pte_hold(pmap_t, vm_page_t); 214129198Scognetstatic void arm_protection_init(void); 215129198Scognetstatic pv_entry_t pmap_get_pv_entry(void); 216129198Scognet 217129198Scognetstatic void pmap_vac_me_harder(struct vm_page *, pmap_t, 218129198Scognet vm_offset_t); 219129198Scognetstatic void pmap_vac_me_kpmap(struct vm_page *, pmap_t, 220129198Scognet vm_offset_t); 221129198Scognetstatic void pmap_vac_me_user(struct vm_page *, pmap_t, vm_offset_t); 222129198Scognetstatic void pmap_alloc_l1(pmap_t); 223129198Scognetstatic void pmap_free_l1(pmap_t); 224129198Scognetstatic void pmap_use_l1(pmap_t); 225129198Scognetstatic PMAP_INLINE boolean_t pmap_is_current(pmap_t); 226129198Scognetstatic PMAP_INLINE boolean_t pmap_is_cached(pmap_t); 227129198Scognet 228129198Scognetstatic void pmap_clearbit(struct vm_page *, u_int); 229129198Scognet 230129198Scognetstatic struct l2_bucket *pmap_get_l2_bucket(pmap_t, vm_offset_t); 231129198Scognetstatic struct l2_bucket *pmap_alloc_l2_bucket(pmap_t, vm_offset_t); 232129198Scognetstatic void pmap_free_l2_bucket(pmap_t, struct l2_bucket *, u_int); 233129198Scognetstatic vm_offset_t kernel_pt_lookup(vm_paddr_t); 234129198Scognet 235129198Scognetstatic MALLOC_DEFINE(M_VMPMAP, "pmap", "PMAP L1"); 236129198Scognet 237129198Scognetvm_offset_t avail_end; /* PA of last available physical page */ 238129198Scognetvm_offset_t virtual_avail; /* VA of first avail page (after kernel bss) */ 239129198Scognetvm_offset_t virtual_end; /* VA of last avail page (end of kernel AS) */ 240129198Scognet 241129198Scognetextern void *end; 242129198Scognetvm_offset_t kernel_vm_end = 0; 243129198Scognet 244129198Scognetstruct pmap kernel_pmap_store; 245129198Scognetpmap_t kernel_pmap; 246129198Scognet 247129198Scognetstatic pt_entry_t *csrc_pte, *cdst_pte; 248129198Scognetstatic vm_offset_t csrcp, cdstp; 249129198Scognetstatic void pmap_init_l1(struct l1_ttable *, pd_entry_t *); 250129198Scognet/* 251129198Scognet * These routines are called when the CPU type is identified to set up 252129198Scognet * the PTE prototypes, cache modes, etc. 253129198Scognet * 254129198Scognet * The variables are always here, just in case LKMs need to reference 255129198Scognet * them (though, they shouldn't). 256129198Scognet */ 257129198Scognet 258129198Scognetpt_entry_t pte_l1_s_cache_mode; 259129198Scognetpt_entry_t pte_l1_s_cache_mode_pt; 260129198Scognetpt_entry_t pte_l1_s_cache_mask; 261129198Scognet 262129198Scognetpt_entry_t pte_l2_l_cache_mode; 263129198Scognetpt_entry_t pte_l2_l_cache_mode_pt; 264129198Scognetpt_entry_t pte_l2_l_cache_mask; 265129198Scognet 266129198Scognetpt_entry_t pte_l2_s_cache_mode; 267129198Scognetpt_entry_t pte_l2_s_cache_mode_pt; 268129198Scognetpt_entry_t pte_l2_s_cache_mask; 269129198Scognet 270129198Scognetpt_entry_t pte_l2_s_prot_u; 271129198Scognetpt_entry_t pte_l2_s_prot_w; 272129198Scognetpt_entry_t pte_l2_s_prot_mask; 273129198Scognet 274129198Scognetpt_entry_t pte_l1_s_proto; 275129198Scognetpt_entry_t pte_l1_c_proto; 276129198Scognetpt_entry_t pte_l2_s_proto; 277129198Scognet 278129198Scognetvoid (*pmap_copy_page_func)(vm_paddr_t, vm_paddr_t); 279129198Scognetvoid (*pmap_zero_page_func)(vm_paddr_t, int, int); 280129198Scognet/* 281129198Scognet * Which pmap is currently 'live' in the cache 282129198Scognet * 283129198Scognet * XXXSCW: Fix for SMP ... 284129198Scognet */ 285129198Scognetunion pmap_cache_state *pmap_cache_state; 286129198Scognet 287129198ScognetLIST_HEAD(pmaplist, pmap); 288129198Scognetstruct pmaplist allpmaps; 289129198Scognet 290129198Scognetstatic boolean_t pmap_initialized = FALSE; /* Has pmap_init completed? */ 291129198Scognet 292129198Scognet/* static pt_entry_t *msgbufmap;*/ 293129198Scognetstruct msgbuf *msgbufp = 0; 294129198Scognet 295129198Scognetextern void bcopy_page(vm_offset_t, vm_offset_t); 296129198Scognetextern void bzero_page(vm_offset_t); 297129198Scognet/* 298129198Scognet * Metadata for L1 translation tables. 299129198Scognet */ 300129198Scognetstruct l1_ttable { 301129198Scognet /* Entry on the L1 Table list */ 302129198Scognet SLIST_ENTRY(l1_ttable) l1_link; 303129198Scognet 304129198Scognet /* Entry on the L1 Least Recently Used list */ 305129198Scognet TAILQ_ENTRY(l1_ttable) l1_lru; 306129198Scognet 307129198Scognet /* Track how many domains are allocated from this L1 */ 308129198Scognet volatile u_int l1_domain_use_count; 309129198Scognet 310129198Scognet /* 311129198Scognet * A free-list of domain numbers for this L1. 312129198Scognet * We avoid using ffs() and a bitmap to track domains since ffs() 313129198Scognet * is slow on ARM. 314129198Scognet */ 315129198Scognet u_int8_t l1_domain_first; 316129198Scognet u_int8_t l1_domain_free[PMAP_DOMAINS]; 317129198Scognet 318129198Scognet /* Physical address of this L1 page table */ 319129198Scognet vm_paddr_t l1_physaddr; 320129198Scognet 321129198Scognet /* KVA of this L1 page table */ 322129198Scognet pd_entry_t *l1_kva; 323129198Scognet}; 324129198Scognet 325129198Scognet/* 326129198Scognet * Convert a virtual address into its L1 table index. That is, the 327129198Scognet * index used to locate the L2 descriptor table pointer in an L1 table. 328129198Scognet * This is basically used to index l1->l1_kva[]. 329129198Scognet * 330129198Scognet * Each L2 descriptor table represents 1MB of VA space. 331129198Scognet */ 332129198Scognet#define L1_IDX(va) (((vm_offset_t)(va)) >> L1_S_SHIFT) 333129198Scognet 334129198Scognet/* 335129198Scognet * L1 Page Tables are tracked using a Least Recently Used list. 336129198Scognet * - New L1s are allocated from the HEAD. 337129198Scognet * - Freed L1s are added to the TAIl. 338129198Scognet * - Recently accessed L1s (where an 'access' is some change to one of 339129198Scognet * the userland pmaps which owns this L1) are moved to the TAIL. 340129198Scognet */ 341129198Scognetstatic TAILQ_HEAD(, l1_ttable) l1_lru_list; 342129198Scognetstatic struct mtx l1_lru_lock; 343129198Scognet 344129198Scognet/* 345129198Scognet * The l2_dtable tracks L2_BUCKET_SIZE worth of L1 slots. 346129198Scognet * 347129198Scognet * This is normally 16MB worth L2 page descriptors for any given pmap. 348129198Scognet * Reference counts are maintained for L2 descriptors so they can be 349129198Scognet * freed when empty. 350129198Scognet */ 351129198Scognetstruct l2_dtable { 352129198Scognet /* The number of L2 page descriptors allocated to this l2_dtable */ 353129198Scognet u_int l2_occupancy; 354129198Scognet 355129198Scognet /* List of L2 page descriptors */ 356129198Scognet struct l2_bucket { 357129198Scognet pt_entry_t *l2b_kva; /* KVA of L2 Descriptor Table */ 358129198Scognet vm_paddr_t l2b_phys; /* Physical address of same */ 359129198Scognet u_short l2b_l1idx; /* This L2 table's L1 index */ 360129198Scognet u_short l2b_occupancy; /* How many active descriptors */ 361129198Scognet } l2_bucket[L2_BUCKET_SIZE]; 362129198Scognet}; 363129198Scognet 364129198Scognet/* 365129198Scognet * Given an L1 table index, calculate the corresponding l2_dtable index 366129198Scognet * and bucket index within the l2_dtable. 367129198Scognet */ 368129198Scognet#define L2_IDX(l1idx) (((l1idx) >> L2_BUCKET_LOG2) & \ 369129198Scognet (L2_SIZE - 1)) 370129198Scognet#define L2_BUCKET(l1idx) ((l1idx) & (L2_BUCKET_SIZE - 1)) 371129198Scognet 372129198Scognet/* 373129198Scognet * Given a virtual address, this macro returns the 374129198Scognet * virtual address required to drop into the next L2 bucket. 375129198Scognet */ 376129198Scognet#define L2_NEXT_BUCKET(va) (((va) & L1_S_FRAME) + L1_S_SIZE) 377129198Scognet 378129198Scognet/* 379129198Scognet * L2 allocation. 380129198Scognet */ 381129198Scognet#define pmap_alloc_l2_dtable() \ 382129198Scognet (void*)uma_zalloc(l2table_zone, M_NOWAIT) 383129198Scognet#define pmap_free_l2_dtable(l2) \ 384129198Scognet uma_zfree(l2table_zone, l2) 385129198Scognet 386129198Scognet/* 387129198Scognet * We try to map the page tables write-through, if possible. However, not 388129198Scognet * all CPUs have a write-through cache mode, so on those we have to sync 389129198Scognet * the cache when we frob page tables. 390129198Scognet * 391129198Scognet * We try to evaluate this at compile time, if possible. However, it's 392129198Scognet * not always possible to do that, hence this run-time var. 393129198Scognet */ 394129198Scognetint pmap_needs_pte_sync; 395129198Scognet 396129198Scognet/* 397129198Scognet * Macro to determine if a mapping might be resident in the 398129198Scognet * instruction cache and/or TLB 399129198Scognet */ 400129198Scognet#define PV_BEEN_EXECD(f) (((f) & (PVF_REF | PVF_EXEC)) == (PVF_REF | PVF_EXEC)) 401129198Scognet 402129198Scognet/* 403129198Scognet * Macro to determine if a mapping might be resident in the 404129198Scognet * data cache and/or TLB 405129198Scognet */ 406129198Scognet#define PV_BEEN_REFD(f) (((f) & PVF_REF) != 0) 407129198Scognet 408129198Scognet/* 409129198Scognet * Cache enable bits in PTE to use on pages that are cacheable. 410129198Scognet * On most machines this is cacheable/bufferable, but on some, eg arm10, we 411129198Scognet * can chose between write-through and write-back cacheing. 412129198Scognet */ 413129198Scognetpt_entry_t pte_cache_mode = (PT_C | PT_B); 414129198Scognet 415129198Scognet/* 416129198Scognet * Data for the pv entry allocation mechanism 417129198Scognet */ 418129198Scognet#define MINPV 1024 419129198Scognet 420129198Scognet#ifndef PMAP_SHPGPERPROC 421129198Scognet#define PMAP_SHPGPERPROC 200 422129198Scognet#endif 423129198Scognet 424129198Scognetstatic uma_zone_t pvzone; 425129198Scognetstatic uma_zone_t l2zone; 426129198Scognetstatic uma_zone_t l2table_zone; 427129198Scognetstatic struct vm_object pvzone_obj; 428129198Scognetstatic struct vm_object l2zone_obj; 429129198Scognetstatic int pv_entry_count=0, pv_entry_max=0, pv_entry_high_water=0; 430129198Scognetint pmap_pagedaemon_waken = 0; 431129198Scognet 432129198Scognetvoid pmap_deactivate(struct thread *); 433129198Scognet 434129198Scognetvoid 435129198Scognetpmap_deactivate(struct thread *td) 436129198Scognet{ 437129198Scognet} 438129198Scognet/* 439129198Scognet * This list exists for the benefit of pmap_map_chunk(). It keeps track 440129198Scognet * of the kernel L2 tables during bootstrap, so that pmap_map_chunk() can 441129198Scognet * find them as necessary. 442129198Scognet * 443129198Scognet * Note that the data on this list MUST remain valid after initarm() returns, 444129198Scognet * as pmap_bootstrap() uses it to contruct L2 table metadata. 445129198Scognet */ 446129198ScognetSLIST_HEAD(, pv_addr) kernel_pt_list = SLIST_HEAD_INITIALIZER(kernel_pt_list); 447129198Scognet 448129198Scognetstatic void 449129198Scognetpmap_init_l1(struct l1_ttable *l1, pd_entry_t *l1pt) 450129198Scognet{ 451129198Scognet int i; 452129198Scognet 453129198Scognet l1->l1_kva = l1pt; 454129198Scognet l1->l1_domain_use_count = 0; 455129198Scognet l1->l1_domain_first = 0; 456129198Scognet 457129198Scognet for (i = 0; i < PMAP_DOMAINS; i++) 458129198Scognet l1->l1_domain_free[i] = i + 1; 459129198Scognet 460129198Scognet /* 461129198Scognet * Copy the kernel's L1 entries to each new L1. 462129198Scognet */ 463129198Scognet if (pmap_initialized) 464129198Scognet memcpy(l1pt, pmap_kernel()->pm_l1->l1_kva, L1_TABLE_SIZE); 465129198Scognet 466129198Scognet if ((l1->l1_physaddr = pmap_extract(pmap_kernel(), (vm_offset_t)l1pt)) == 0) 467129198Scognet panic("pmap_init_l1: can't get PA of L1 at %p", l1pt); 468129198Scognet if (l1->l1_physaddr & (L1_TABLE_SIZE - 1)) 469129198Scognet panic("fuck\n"); 470129198Scognet TAILQ_INSERT_TAIL(&l1_lru_list, l1, l1_lru); 471129198Scognet} 472129198Scognet 473129198Scognetstatic vm_offset_t 474129198Scognetkernel_pt_lookup(vm_paddr_t pa) 475129198Scognet{ 476129198Scognet struct pv_addr *pv; 477129198Scognet 478129198Scognet SLIST_FOREACH(pv, &kernel_pt_list, pv_list) { 479129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 480129198Scognet if (pv->pv_pa == (pa & ~PAGE_MASK)) { 481129198Scognet return (pv->pv_va | (pa & PAGE_MASK)); 482129198Scognet } 483129198Scognet#else 484129198Scognet if (pv->pv_pa == pa) 485129198Scognet return (pv->pv_va); 486129198Scognet#endif 487129198Scognet } 488129198Scognet return (0); 489129198Scognet} 490129198Scognet 491129198Scognet#if (ARM_MMU_GENERIC + ARM_MMU_SA1) != 0 492129198Scognetvoid 493129198Scognetpmap_pte_init_generic(void) 494129198Scognet{ 495129198Scognet 496129198Scognet pte_l1_s_cache_mode = L1_S_B|L1_S_C; 497129198Scognet pte_l1_s_cache_mask = L1_S_CACHE_MASK_generic; 498129198Scognet 499129198Scognet pte_l2_l_cache_mode = L2_B|L2_C; 500129198Scognet pte_l2_l_cache_mask = L2_L_CACHE_MASK_generic; 501129198Scognet 502129198Scognet pte_l2_s_cache_mode = L2_B|L2_C; 503129198Scognet pte_l2_s_cache_mask = L2_S_CACHE_MASK_generic; 504129198Scognet 505129198Scognet /* 506129198Scognet * If we have a write-through cache, set B and C. If 507129198Scognet * we have a write-back cache, then we assume setting 508129198Scognet * only C will make those pages write-through. 509129198Scognet */ 510129198Scognet if (cpufuncs.cf_dcache_wb_range == (void *) cpufunc_nullop) { 511129198Scognet pte_l1_s_cache_mode_pt = L1_S_B|L1_S_C; 512129198Scognet pte_l2_l_cache_mode_pt = L2_B|L2_C; 513129198Scognet pte_l2_s_cache_mode_pt = L2_B|L2_C; 514129198Scognet } else { 515129198Scognet pte_l1_s_cache_mode_pt = L1_S_C; 516129198Scognet pte_l2_l_cache_mode_pt = L2_C; 517129198Scognet pte_l2_s_cache_mode_pt = L2_C; 518129198Scognet } 519129198Scognet 520129198Scognet pte_l2_s_prot_u = L2_S_PROT_U_generic; 521129198Scognet pte_l2_s_prot_w = L2_S_PROT_W_generic; 522129198Scognet pte_l2_s_prot_mask = L2_S_PROT_MASK_generic; 523129198Scognet 524129198Scognet pte_l1_s_proto = L1_S_PROTO_generic; 525129198Scognet pte_l1_c_proto = L1_C_PROTO_generic; 526129198Scognet pte_l2_s_proto = L2_S_PROTO_generic; 527129198Scognet 528129198Scognet pmap_copy_page_func = pmap_copy_page_generic; 529129198Scognet pmap_zero_page_func = pmap_zero_page_generic; 530129198Scognet} 531129198Scognet 532129198Scognet#if defined(CPU_ARM8) 533129198Scognetvoid 534129198Scognetpmap_pte_init_arm8(void) 535129198Scognet{ 536129198Scognet 537129198Scognet /* 538129198Scognet * ARM8 is compatible with generic, but we need to use 539129198Scognet * the page tables uncached. 540129198Scognet */ 541129198Scognet pmap_pte_init_generic(); 542129198Scognet 543129198Scognet pte_l1_s_cache_mode_pt = 0; 544129198Scognet pte_l2_l_cache_mode_pt = 0; 545129198Scognet pte_l2_s_cache_mode_pt = 0; 546129198Scognet} 547129198Scognet#endif /* CPU_ARM8 */ 548129198Scognet 549129198Scognet#if defined(CPU_ARM9) && defined(ARM9_CACHE_WRITE_THROUGH) 550129198Scognetvoid 551129198Scognetpmap_pte_init_arm9(void) 552129198Scognet{ 553129198Scognet 554129198Scognet /* 555129198Scognet * ARM9 is compatible with generic, but we want to use 556129198Scognet * write-through caching for now. 557129198Scognet */ 558129198Scognet pmap_pte_init_generic(); 559129198Scognet 560129198Scognet pte_l1_s_cache_mode = L1_S_C; 561129198Scognet pte_l2_l_cache_mode = L2_C; 562129198Scognet pte_l2_s_cache_mode = L2_C; 563129198Scognet 564129198Scognet pte_l1_s_cache_mode_pt = L1_S_C; 565129198Scognet pte_l2_l_cache_mode_pt = L2_C; 566129198Scognet pte_l2_s_cache_mode_pt = L2_C; 567129198Scognet} 568129198Scognet#endif /* CPU_ARM9 */ 569129198Scognet#endif /* (ARM_MMU_GENERIC + ARM_MMU_SA1) != 0 */ 570129198Scognet 571129198Scognet#if defined(CPU_ARM10) 572129198Scognetvoid 573129198Scognetpmap_pte_init_arm10(void) 574129198Scognet{ 575129198Scognet 576129198Scognet /* 577129198Scognet * ARM10 is compatible with generic, but we want to use 578129198Scognet * write-through caching for now. 579129198Scognet */ 580129198Scognet pmap_pte_init_generic(); 581129198Scognet 582129198Scognet pte_l1_s_cache_mode = L1_S_B | L1_S_C; 583129198Scognet pte_l2_l_cache_mode = L2_B | L2_C; 584129198Scognet pte_l2_s_cache_mode = L2_B | L2_C; 585129198Scognet 586129198Scognet pte_l1_s_cache_mode_pt = L1_S_C; 587129198Scognet pte_l2_l_cache_mode_pt = L2_C; 588129198Scognet pte_l2_s_cache_mode_pt = L2_C; 589129198Scognet 590129198Scognet} 591129198Scognet#endif /* CPU_ARM10 */ 592129198Scognet 593129198Scognet#if ARM_MMU_SA1 == 1 594129198Scognetvoid 595129198Scognetpmap_pte_init_sa1(void) 596129198Scognet{ 597129198Scognet 598129198Scognet /* 599129198Scognet * The StrongARM SA-1 cache does not have a write-through 600129198Scognet * mode. So, do the generic initialization, then reset 601129198Scognet * the page table cache mode to B=1,C=1, and note that 602129198Scognet * the PTEs need to be sync'd. 603129198Scognet */ 604129198Scognet pmap_pte_init_generic(); 605129198Scognet 606129198Scognet pte_l1_s_cache_mode_pt = L1_S_B|L1_S_C; 607129198Scognet pte_l2_l_cache_mode_pt = L2_B|L2_C; 608129198Scognet pte_l2_s_cache_mode_pt = L2_B|L2_C; 609129198Scognet 610129198Scognet pmap_needs_pte_sync = 1; 611129198Scognet} 612129198Scognet#endif /* ARM_MMU_SA1 == 1*/ 613129198Scognet 614129198Scognet#if ARM_MMU_XSCALE == 1 615129198Scognet#if (ARM_NMMUS > 1) 616129198Scognetstatic u_int xscale_use_minidata; 617129198Scognet#endif 618129198Scognet 619129198Scognetvoid 620129198Scognetpmap_pte_init_xscale(void) 621129198Scognet{ 622129198Scognet uint32_t auxctl; 623129198Scognet int write_through = 0; 624129198Scognet 625129198Scognet pte_l1_s_cache_mode = L1_S_B|L1_S_C; 626129198Scognet pte_l1_s_cache_mask = L1_S_CACHE_MASK_xscale; 627129198Scognet 628129198Scognet pte_l2_l_cache_mode = L2_B|L2_C; 629129198Scognet pte_l2_l_cache_mask = L2_L_CACHE_MASK_xscale; 630129198Scognet 631129198Scognet pte_l2_s_cache_mode = L2_B|L2_C; 632129198Scognet pte_l2_s_cache_mask = L2_S_CACHE_MASK_xscale; 633129198Scognet 634129198Scognet pte_l1_s_cache_mode_pt = L1_S_C; 635129198Scognet pte_l2_l_cache_mode_pt = L2_C; 636129198Scognet pte_l2_s_cache_mode_pt = L2_C; 637129198Scognet 638129198Scognet#ifdef XSCALE_CACHE_READ_WRITE_ALLOCATE 639129198Scognet /* 640129198Scognet * The XScale core has an enhanced mode where writes that 641129198Scognet * miss the cache cause a cache line to be allocated. This 642129198Scognet * is significantly faster than the traditional, write-through 643129198Scognet * behavior of this case. 644129198Scognet */ 645129198Scognet pte_l1_s_cache_mode |= L1_S_XSCALE_TEX(TEX_XSCALE_X); 646129198Scognet pte_l2_l_cache_mode |= L2_XSCALE_L_TEX(TEX_XSCALE_X); 647129198Scognet pte_l2_s_cache_mode |= L2_XSCALE_T_TEX(TEX_XSCALE_X); 648129198Scognet#endif /* XSCALE_CACHE_READ_WRITE_ALLOCATE */ 649129198Scognet 650129198Scognet#ifdef XSCALE_CACHE_WRITE_THROUGH 651129198Scognet /* 652129198Scognet * Some versions of the XScale core have various bugs in 653129198Scognet * their cache units, the work-around for which is to run 654129198Scognet * the cache in write-through mode. Unfortunately, this 655129198Scognet * has a major (negative) impact on performance. So, we 656129198Scognet * go ahead and run fast-and-loose, in the hopes that we 657129198Scognet * don't line up the planets in a way that will trip the 658129198Scognet * bugs. 659129198Scognet * 660129198Scognet * However, we give you the option to be slow-but-correct. 661129198Scognet */ 662129198Scognet write_through = 1; 663129198Scognet#elif defined(XSCALE_CACHE_WRITE_BACK) 664129198Scognet /* force write back cache mode */ 665129198Scognet write_through = 0; 666129198Scognet#elif defined(CPU_XSCALE_PXA2X0) 667129198Scognet /* 668129198Scognet * Intel PXA2[15]0 processors are known to have a bug in 669129198Scognet * write-back cache on revision 4 and earlier (stepping 670129198Scognet * A[01] and B[012]). Fixed for C0 and later. 671129198Scognet */ 672129198Scognet { 673129198Scognet uint32_t id, type; 674129198Scognet 675129198Scognet id = cpufunc_id(); 676129198Scognet type = id & ~(CPU_ID_XSCALE_COREREV_MASK|CPU_ID_REVISION_MASK); 677129198Scognet 678129198Scognet if (type == CPU_ID_PXA250 || type == CPU_ID_PXA210) { 679129198Scognet if ((id & CPU_ID_REVISION_MASK) < 5) { 680129198Scognet /* write through for stepping A0-1 and B0-2 */ 681129198Scognet write_through = 1; 682129198Scognet } 683129198Scognet } 684129198Scognet } 685129198Scognet#endif /* XSCALE_CACHE_WRITE_THROUGH */ 686129198Scognet 687129198Scognet if (write_through) { 688129198Scognet pte_l1_s_cache_mode = L1_S_C; 689129198Scognet pte_l2_l_cache_mode = L2_C; 690129198Scognet pte_l2_s_cache_mode = L2_C; 691129198Scognet } 692129198Scognet 693129198Scognet#if (ARM_NMMUS > 1) 694129198Scognet xscale_use_minidata = 1; 695129198Scognet#endif 696129198Scognet 697129198Scognet pte_l2_s_prot_u = L2_S_PROT_U_xscale; 698129198Scognet pte_l2_s_prot_w = L2_S_PROT_W_xscale; 699129198Scognet pte_l2_s_prot_mask = L2_S_PROT_MASK_xscale; 700129198Scognet 701129198Scognet pte_l1_s_proto = L1_S_PROTO_xscale; 702129198Scognet pte_l1_c_proto = L1_C_PROTO_xscale; 703129198Scognet pte_l2_s_proto = L2_S_PROTO_xscale; 704129198Scognet 705129198Scognet pmap_copy_page_func = pmap_copy_page_xscale; 706129198Scognet pmap_zero_page_func = pmap_zero_page_xscale; 707129198Scognet 708129198Scognet /* 709129198Scognet * Disable ECC protection of page table access, for now. 710129198Scognet */ 711129198Scognet __asm __volatile("mrc p15, 0, %0, c1, c0, 1" : "=r" (auxctl)); 712129198Scognet auxctl &= ~XSCALE_AUXCTL_P; 713129198Scognet __asm __volatile("mcr p15, 0, %0, c1, c0, 1" : : "r" (auxctl)); 714129198Scognet} 715129198Scognet 716129198Scognet/* 717129198Scognet * xscale_setup_minidata: 718129198Scognet * 719129198Scognet * Set up the mini-data cache clean area. We require the 720129198Scognet * caller to allocate the right amount of physically and 721129198Scognet * virtually contiguous space. 722129198Scognet */ 723129198Scognetextern vm_offset_t xscale_minidata_clean_addr; 724129198Scognetextern vm_size_t xscale_minidata_clean_size; /* already initialized */ 725129198Scognetvoid 726129198Scognetxscale_setup_minidata(vm_offset_t l1pt, vm_offset_t va, vm_paddr_t pa) 727129198Scognet{ 728129198Scognet pd_entry_t *pde = (pd_entry_t *) l1pt; 729129198Scognet pt_entry_t *pte; 730129198Scognet vm_size_t size; 731129198Scognet uint32_t auxctl; 732129198Scognet 733129198Scognet xscale_minidata_clean_addr = va; 734129198Scognet 735129198Scognet /* Round it to page size. */ 736129198Scognet size = (xscale_minidata_clean_size + L2_S_OFFSET) & L2_S_FRAME; 737129198Scognet 738129198Scognet for (; size != 0; 739129198Scognet va += L2_S_SIZE, pa += L2_S_SIZE, size -= L2_S_SIZE) { 740129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 741129198Scognet pte = (pt_entry_t *) 742129198Scognet kernel_pt_lookup(pde[va >> L1_S_SHIFT] & L2_S_FRAME); 743129198Scognet#else 744129198Scognet pte = (pt_entry_t *) kernel_pt_lookup( 745129198Scognet pde[L1_IDX(va)] & L1_C_ADDR_MASK); 746129198Scognet#endif 747129198Scognet if (pte == NULL) 748129198Scognet panic("xscale_setup_minidata: can't find L2 table for " 749129198Scognet "VA 0x%08x", (u_int32_t) va); 750129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 751129198Scognet pte[(va >> PAGE_SHIFT) & 0x3ff] = 752129198Scognet#else 753129198Scognet pte[l2pte_index(va)] = 754129198Scognet#endif 755129198Scognet L2_S_PROTO | pa | L2_S_PROT(PTE_KERNEL, VM_PROT_READ) | 756129198Scognet L2_C | L2_XSCALE_T_TEX(TEX_XSCALE_X); 757129198Scognet } 758129198Scognet 759129198Scognet /* 760129198Scognet * Configure the mini-data cache for write-back with 761129198Scognet * read/write-allocate. 762129198Scognet * 763129198Scognet * NOTE: In order to reconfigure the mini-data cache, we must 764129198Scognet * make sure it contains no valid data! In order to do that, 765129198Scognet * we must issue a global data cache invalidate command! 766129198Scognet * 767129198Scognet * WE ASSUME WE ARE RUNNING UN-CACHED WHEN THIS ROUTINE IS CALLED! 768129198Scognet * THIS IS VERY IMPORTANT! 769129198Scognet */ 770129198Scognet 771129198Scognet /* Invalidate data and mini-data. */ 772129198Scognet __asm __volatile("mcr p15, 0, %0, c7, c6, 0" : : "r" (0)); 773129198Scognet __asm __volatile("mrc p15, 0, %0, c1, c0, 1" : "=r" (auxctl)); 774129198Scognet auxctl = (auxctl & ~XSCALE_AUXCTL_MD_MASK) | XSCALE_AUXCTL_MD_WB_RWA; 775129198Scognet __asm __volatile("mcr p15, 0, %0, c1, c0, 1" : : "r" (auxctl)); 776129198Scognet} 777129198Scognet#endif 778129198Scognet 779129198Scognet/* 780129198Scognet * Allocate an L1 translation table for the specified pmap. 781129198Scognet * This is called at pmap creation time. 782129198Scognet */ 783129198Scognetstatic void 784129198Scognetpmap_alloc_l1(pmap_t pm) 785129198Scognet{ 786129198Scognet struct l1_ttable *l1; 787129198Scognet u_int8_t domain; 788129198Scognet 789129198Scognet /* 790129198Scognet * Remove the L1 at the head of the LRU list 791129198Scognet */ 792129198Scognet mtx_lock(&l1_lru_lock); 793129198Scognet l1 = TAILQ_FIRST(&l1_lru_list); 794129198Scognet TAILQ_REMOVE(&l1_lru_list, l1, l1_lru); 795129198Scognet 796129198Scognet /* 797129198Scognet * Pick the first available domain number, and update 798129198Scognet * the link to the next number. 799129198Scognet */ 800129198Scognet domain = l1->l1_domain_first; 801129198Scognet l1->l1_domain_first = l1->l1_domain_free[domain]; 802129198Scognet 803129198Scognet /* 804129198Scognet * If there are still free domain numbers in this L1, 805129198Scognet * put it back on the TAIL of the LRU list. 806129198Scognet */ 807129198Scognet if (++l1->l1_domain_use_count < PMAP_DOMAINS) 808129198Scognet TAILQ_INSERT_TAIL(&l1_lru_list, l1, l1_lru); 809129198Scognet 810129198Scognet mtx_unlock(&l1_lru_lock); 811129198Scognet 812129198Scognet /* 813129198Scognet * Fix up the relevant bits in the pmap structure 814129198Scognet */ 815129198Scognet pm->pm_l1 = l1; 816129198Scognet pm->pm_domain = domain; 817129198Scognet} 818129198Scognet 819129198Scognet/* 820129198Scognet * Free an L1 translation table. 821129198Scognet * This is called at pmap destruction time. 822129198Scognet */ 823129198Scognetstatic void 824129198Scognetpmap_free_l1(pmap_t pm) 825129198Scognet{ 826129198Scognet struct l1_ttable *l1 = pm->pm_l1; 827129198Scognet 828129198Scognet mtx_lock(&l1_lru_lock); 829129198Scognet 830129198Scognet /* 831129198Scognet * If this L1 is currently on the LRU list, remove it. 832129198Scognet */ 833129198Scognet if (l1->l1_domain_use_count < PMAP_DOMAINS) 834129198Scognet TAILQ_REMOVE(&l1_lru_list, l1, l1_lru); 835129198Scognet 836129198Scognet /* 837129198Scognet * Free up the domain number which was allocated to the pmap 838129198Scognet */ 839129198Scognet l1->l1_domain_free[pm->pm_domain] = l1->l1_domain_first; 840129198Scognet l1->l1_domain_first = pm->pm_domain; 841129198Scognet l1->l1_domain_use_count--; 842129198Scognet 843129198Scognet /* 844129198Scognet * The L1 now must have at least 1 free domain, so add 845129198Scognet * it back to the LRU list. If the use count is zero, 846129198Scognet * put it at the head of the list, otherwise it goes 847129198Scognet * to the tail. 848129198Scognet */ 849129198Scognet if (l1->l1_domain_use_count == 0) { 850129198Scognet TAILQ_INSERT_HEAD(&l1_lru_list, l1, l1_lru); 851129198Scognet } else 852129198Scognet TAILQ_INSERT_TAIL(&l1_lru_list, l1, l1_lru); 853129198Scognet 854129198Scognet mtx_unlock(&l1_lru_lock); 855129198Scognet} 856129198Scognet 857129198Scognetstatic PMAP_INLINE void 858129198Scognetpmap_use_l1(pmap_t pm) 859129198Scognet{ 860129198Scognet struct l1_ttable *l1; 861129198Scognet 862129198Scognet /* 863129198Scognet * Do nothing if we're in interrupt context. 864129198Scognet * Access to an L1 by the kernel pmap must not affect 865129198Scognet * the LRU list. 866129198Scognet */ 867129198Scognet if (pm == pmap_kernel()) 868129198Scognet return; 869129198Scognet 870129198Scognet l1 = pm->pm_l1; 871129198Scognet 872129198Scognet /* 873129198Scognet * If the L1 is not currently on the LRU list, just return 874129198Scognet */ 875129198Scognet if (l1->l1_domain_use_count == PMAP_DOMAINS) 876129198Scognet return; 877129198Scognet 878129198Scognet mtx_lock(&l1_lru_lock); 879129198Scognet 880129198Scognet /* 881129198Scognet * Check the use count again, now that we've acquired the lock 882129198Scognet */ 883129198Scognet if (l1->l1_domain_use_count == PMAP_DOMAINS) { 884129198Scognet mtx_unlock(&l1_lru_lock); 885129198Scognet return; 886129198Scognet } 887129198Scognet 888129198Scognet /* 889129198Scognet * Move the L1 to the back of the LRU list 890129198Scognet */ 891129198Scognet TAILQ_REMOVE(&l1_lru_list, l1, l1_lru); 892129198Scognet TAILQ_INSERT_TAIL(&l1_lru_list, l1, l1_lru); 893129198Scognet 894129198Scognet mtx_unlock(&l1_lru_lock); 895129198Scognet} 896129198Scognet 897129198Scognet 898129198Scognet/* 899129198Scognet * Returns a pointer to the L2 bucket associated with the specified pmap 900129198Scognet * and VA, or NULL if no L2 bucket exists for the address. 901129198Scognet */ 902129198Scognetstatic PMAP_INLINE struct l2_bucket * 903129198Scognetpmap_get_l2_bucket(pmap_t pm, vm_offset_t va) 904129198Scognet{ 905129198Scognet struct l2_dtable *l2; 906129198Scognet struct l2_bucket *l2b; 907129198Scognet u_short l1idx; 908129198Scognet 909129198Scognet l1idx = L1_IDX(va); 910129198Scognet 911129198Scognet if ((l2 = pm->pm_l2[L2_IDX(l1idx)]) == NULL || 912129198Scognet (l2b = &l2->l2_bucket[L2_BUCKET(l1idx)])->l2b_kva == NULL) 913129198Scognet return (NULL); 914129198Scognet 915129198Scognet return (l2b); 916129198Scognet} 917129198Scognet 918129198Scognet/* 919129198Scognet * Returns a pointer to the L2 bucket associated with the specified pmap 920129198Scognet * and VA. 921129198Scognet * 922129198Scognet * If no L2 bucket exists, perform the necessary allocations to put an L2 923129198Scognet * bucket/page table in place. 924129198Scognet * 925129198Scognet * Note that if a new L2 bucket/page was allocated, the caller *must* 926129198Scognet * increment the bucket occupancy counter appropriately *before* 927129198Scognet * releasing the pmap's lock to ensure no other thread or cpu deallocates 928129198Scognet * the bucket/page in the meantime. 929129198Scognet */ 930129198Scognetstatic struct l2_bucket * 931129198Scognetpmap_alloc_l2_bucket(pmap_t pm, vm_offset_t va) 932129198Scognet{ 933129198Scognet struct l2_dtable *l2; 934129198Scognet struct l2_bucket *l2b; 935129198Scognet u_short l1idx; 936129198Scognet 937129198Scognet l1idx = L1_IDX(va); 938129198Scognet 939129198Scognet if ((l2 = pm->pm_l2[L2_IDX(l1idx)]) == NULL) { 940129198Scognet /* 941129198Scognet * No mapping at this address, as there is 942129198Scognet * no entry in the L1 table. 943129198Scognet * Need to allocate a new l2_dtable. 944129198Scognet */ 945129198Scognet if ((l2 = pmap_alloc_l2_dtable()) == NULL) { 946129198Scognet return (NULL); 947129198Scognet } 948129198Scognet bzero(l2, sizeof(*l2)); 949129198Scognet /* 950129198Scognet * Link it into the parent pmap 951129198Scognet */ 952129198Scognet pm->pm_l2[L2_IDX(l1idx)] = l2; 953129198Scognet bzero(l2, sizeof( struct l2_dtable)); 954129198Scognet } 955129198Scognet 956129198Scognet l2b = &l2->l2_bucket[L2_BUCKET(l1idx)]; 957129198Scognet 958129198Scognet /* 959129198Scognet * Fetch pointer to the L2 page table associated with the address. 960129198Scognet */ 961129198Scognet if (l2b->l2b_kva == NULL) { 962129198Scognet pt_entry_t *ptep; 963129198Scognet 964129198Scognet /* 965129198Scognet * No L2 page table has been allocated. Chances are, this 966129198Scognet * is because we just allocated the l2_dtable, above. 967129198Scognet */ 968129198Scognet ptep = (void*)uma_zalloc(l2zone, M_NOWAIT); 969129198Scognet l2b->l2b_phys = vtophys(ptep); 970129198Scognet if (ptep == NULL) { 971129198Scognet /* 972129198Scognet * Oops, no more L2 page tables available at this 973129198Scognet * time. We may need to deallocate the l2_dtable 974129198Scognet * if we allocated a new one above. 975129198Scognet */ 976129198Scognet if (l2->l2_occupancy == 0) { 977129198Scognet pm->pm_l2[L2_IDX(l1idx)] = NULL; 978129198Scognet pmap_free_l2_dtable(l2); 979129198Scognet } 980129198Scognet return (NULL); 981129198Scognet } 982129198Scognet 983129198Scognet l2->l2_occupancy++; 984129198Scognet l2b->l2b_kva = ptep; 985129198Scognet l2b->l2b_l1idx = l1idx; 986129198Scognet } 987129198Scognet 988129198Scognet return (l2b); 989129198Scognet} 990129198Scognet 991129198Scognetstatic PMAP_INLINE void 992129198Scognet#ifndef PMAP_INCLUDE_PTE_SYNC 993129198Scognetpmap_free_l2_ptp(pt_entry_t *l2) 994129198Scognet#else 995129198Scognetpmap_free_l2_ptp(boolean_t need_sync, pt_entry_t *l2) 996129198Scognet#endif 997129198Scognet{ 998129198Scognet#ifdef PMAP_INCLUDE_PTE_SYNC 999129198Scognet /* 1000129198Scognet * Note: With a write-back cache, we may need to sync this 1001129198Scognet * L2 table before re-using it. 1002129198Scognet * This is because it may have belonged to a non-current 1003129198Scognet * pmap, in which case the cache syncs would have been 1004129198Scognet * skipped when the pages were being unmapped. If the 1005129198Scognet * L2 table were then to be immediately re-allocated to 1006129198Scognet * the *current* pmap, it may well contain stale mappings 1007129198Scognet * which have not yet been cleared by a cache write-back 1008129198Scognet * and so would still be visible to the mmu. 1009129198Scognet */ 1010129198Scognet if (need_sync) 1011129198Scognet PTE_SYNC_RANGE(l2, L2_TABLE_SIZE_REAL / sizeof(pt_entry_t)); 1012129198Scognet#endif 1013129198Scognet uma_zfree(l2zone, l2); 1014129198Scognet} 1015129198Scognet/* 1016129198Scognet * One or more mappings in the specified L2 descriptor table have just been 1017129198Scognet * invalidated. 1018129198Scognet * 1019129198Scognet * Garbage collect the metadata and descriptor table itself if necessary. 1020129198Scognet * 1021129198Scognet * The pmap lock must be acquired when this is called (not necessary 1022129198Scognet * for the kernel pmap). 1023129198Scognet */ 1024129198Scognetstatic void 1025129198Scognetpmap_free_l2_bucket(pmap_t pm, struct l2_bucket *l2b, u_int count) 1026129198Scognet{ 1027129198Scognet struct l2_dtable *l2; 1028129198Scognet pd_entry_t *pl1pd, l1pd; 1029129198Scognet pt_entry_t *ptep; 1030129198Scognet u_short l1idx; 1031129198Scognet 1032129198Scognet 1033129198Scognet /* 1034129198Scognet * Update the bucket's reference count according to how many 1035129198Scognet * PTEs the caller has just invalidated. 1036129198Scognet */ 1037129198Scognet l2b->l2b_occupancy -= count; 1038129198Scognet 1039129198Scognet /* 1040129198Scognet * Note: 1041129198Scognet * 1042129198Scognet * Level 2 page tables allocated to the kernel pmap are never freed 1043129198Scognet * as that would require checking all Level 1 page tables and 1044129198Scognet * removing any references to the Level 2 page table. See also the 1045129198Scognet * comment elsewhere about never freeing bootstrap L2 descriptors. 1046129198Scognet * 1047129198Scognet * We make do with just invalidating the mapping in the L2 table. 1048129198Scognet * 1049129198Scognet * This isn't really a big deal in practice and, in fact, leads 1050129198Scognet * to a performance win over time as we don't need to continually 1051129198Scognet * alloc/free. 1052129198Scognet */ 1053129198Scognet if (l2b->l2b_occupancy > 0 || pm == pmap_kernel()) 1054129198Scognet return; 1055129198Scognet 1056129198Scognet /* 1057129198Scognet * There are no more valid mappings in this level 2 page table. 1058129198Scognet * Go ahead and NULL-out the pointer in the bucket, then 1059129198Scognet * free the page table. 1060129198Scognet */ 1061129198Scognet l1idx = l2b->l2b_l1idx; 1062129198Scognet ptep = l2b->l2b_kva; 1063129198Scognet l2b->l2b_kva = NULL; 1064129198Scognet 1065129198Scognet pl1pd = &pm->pm_l1->l1_kva[l1idx]; 1066129198Scognet 1067129198Scognet /* 1068129198Scognet * If the L1 slot matches the pmap's domain 1069129198Scognet * number, then invalidate it. 1070129198Scognet */ 1071129198Scognet l1pd = *pl1pd & (L1_TYPE_MASK | L1_C_DOM_MASK); 1072129198Scognet if (l1pd == (L1_C_DOM(pm->pm_domain) | L1_TYPE_C)) { 1073129198Scognet *pl1pd = 0; 1074129198Scognet PTE_SYNC(pl1pd); 1075129198Scognet } 1076129198Scognet 1077129198Scognet /* 1078129198Scognet * Release the L2 descriptor table back to the pool cache. 1079129198Scognet */ 1080129198Scognet#ifndef PMAP_INCLUDE_PTE_SYNC 1081129198Scognet pmap_free_l2_ptp(ptep); 1082129198Scognet#else 1083129198Scognet pmap_free_l2_ptp(!pmap_is_cached(pm), ptep); 1084129198Scognet#endif 1085129198Scognet 1086129198Scognet /* 1087129198Scognet * Update the reference count in the associated l2_dtable 1088129198Scognet */ 1089129198Scognet l2 = pm->pm_l2[L2_IDX(l1idx)]; 1090129198Scognet if (--l2->l2_occupancy > 0) 1091129198Scognet return; 1092129198Scognet 1093129198Scognet /* 1094129198Scognet * There are no more valid mappings in any of the Level 1 1095129198Scognet * slots managed by this l2_dtable. Go ahead and NULL-out 1096129198Scognet * the pointer in the parent pmap and free the l2_dtable. 1097129198Scognet */ 1098129198Scognet pm->pm_l2[L2_IDX(l1idx)] = NULL; 1099129198Scognet pmap_free_l2_dtable(l2); 1100129198Scognet} 1101129198Scognet 1102129198Scognet/* 1103129198Scognet * Pool cache constructors for L2 descriptor tables, metadata and pmap 1104129198Scognet * structures. 1105129198Scognet */ 1106129198Scognetstatic void 1107129198Scognetpmap_l2ptp_ctor(void *mem, int size, void *arg) 1108129198Scognet{ 1109129198Scognet#ifndef PMAP_INCLUDE_PTE_SYNC 1110129198Scognet struct l2_bucket *l2b; 1111129198Scognet pt_entry_t *ptep, pte; 1112129198Scognet vm_offset_t va = (vm_offset_t)mem & ~PAGE_MASK; 1113129198Scognet 1114129198Scognet /* 1115129198Scognet * The mappings for these page tables were initially made using 1116129198Scognet * pmap_kenter_pa() by the pool subsystem. Therefore, the cache- 1117129198Scognet * mode will not be right for page table mappings. To avoid 1118129198Scognet * polluting the pmap_kenter_pa() code with a special case for 1119129198Scognet * page tables, we simply fix up the cache-mode here if it's not 1120129198Scognet * correct. 1121129198Scognet */ 1122129198Scognet l2b = pmap_get_l2_bucket(pmap_kernel(), va); 1123129198Scognet ptep = &l2b->l2b_kva[l2pte_index(va)]; 1124129198Scognet pte = *ptep; 1125129198Scognet 1126129198Scognet if ((pte & L2_S_CACHE_MASK) != pte_l2_s_cache_mode_pt) { 1127129198Scognet /* 1128129198Scognet * Page tables must have the cache-mode set to Write-Thru. 1129129198Scognet */ 1130129198Scognet *ptep = (pte & ~L2_S_CACHE_MASK) | pte_l2_s_cache_mode_pt; 1131129198Scognet PTE_SYNC(ptep); 1132129198Scognet cpu_tlb_flushD_SE(va); 1133129198Scognet cpu_cpwait(); 1134129198Scognet } 1135129198Scognet#endif 1136129198Scognet 1137129198Scognet memset(mem, 0, L2_TABLE_SIZE_REAL); 1138129198Scognet PTE_SYNC_RANGE(mem, L2_TABLE_SIZE_REAL / sizeof(pt_entry_t)); 1139129198Scognet} 1140129198Scognet 1141129198Scognet/* 1142129198Scognet * A bunch of routines to conditionally flush the caches/TLB depending 1143129198Scognet * on whether the specified pmap actually needs to be flushed at any 1144129198Scognet * given time. 1145129198Scognet */ 1146129198Scognetstatic PMAP_INLINE void 1147129198Scognetpmap_tlb_flushID_SE(pmap_t pm, vm_offset_t va) 1148129198Scognet{ 1149129198Scognet 1150129198Scognet if (pm->pm_cstate.cs_tlb_id) 1151129198Scognet cpu_tlb_flushID_SE(va); 1152129198Scognet} 1153129198Scognet 1154129198Scognetstatic PMAP_INLINE void 1155129198Scognetpmap_tlb_flushD_SE(pmap_t pm, vm_offset_t va) 1156129198Scognet{ 1157129198Scognet 1158129198Scognet if (pm->pm_cstate.cs_tlb_d) 1159129198Scognet cpu_tlb_flushD_SE(va); 1160129198Scognet} 1161129198Scognet 1162129198Scognetstatic PMAP_INLINE void 1163129198Scognetpmap_tlb_flushID(pmap_t pm) 1164129198Scognet{ 1165129198Scognet 1166129198Scognet if (pm->pm_cstate.cs_tlb_id) { 1167129198Scognet cpu_tlb_flushID(); 1168129198Scognet pm->pm_cstate.cs_tlb = 0; 1169129198Scognet } 1170129198Scognet} 1171129198Scognetstatic PMAP_INLINE void 1172129198Scognetpmap_tlb_flushD(pmap_t pm) 1173129198Scognet{ 1174129198Scognet 1175129198Scognet if (pm->pm_cstate.cs_tlb_d) { 1176129198Scognet cpu_tlb_flushD(); 1177129198Scognet pm->pm_cstate.cs_tlb_d = 0; 1178129198Scognet } 1179129198Scognet} 1180129198Scognet 1181129198Scognetstatic PMAP_INLINE void 1182129198Scognetpmap_idcache_wbinv_range(pmap_t pm, vm_offset_t va, vm_size_t len) 1183129198Scognet{ 1184129198Scognet 1185129198Scognet if (pm->pm_cstate.cs_cache_id) 1186129198Scognet cpu_idcache_wbinv_range(va, len); 1187129198Scognet} 1188129198Scognet 1189129198Scognetstatic PMAP_INLINE void 1190129198Scognetpmap_dcache_wb_range(pmap_t pm, vm_offset_t va, vm_size_t len, 1191129198Scognet boolean_t do_inv, boolean_t rd_only) 1192129198Scognet{ 1193129198Scognet 1194129198Scognet if (pm->pm_cstate.cs_cache_d) { 1195129198Scognet if (do_inv) { 1196129198Scognet if (rd_only) 1197129198Scognet cpu_dcache_inv_range(va, len); 1198129198Scognet else 1199129198Scognet cpu_dcache_wbinv_range(va, len); 1200129198Scognet } else 1201129198Scognet if (!rd_only) 1202129198Scognet cpu_dcache_wb_range(va, len); 1203129198Scognet } 1204129198Scognet} 1205129198Scognet 1206129198Scognetstatic PMAP_INLINE void 1207129198Scognetpmap_idcache_wbinv_all(pmap_t pm) 1208129198Scognet{ 1209129198Scognet 1210129198Scognet if (pm->pm_cstate.cs_cache_id) { 1211129198Scognet cpu_idcache_wbinv_all(); 1212129198Scognet pm->pm_cstate.cs_cache = 0; 1213129198Scognet } 1214129198Scognet} 1215129198Scognet 1216129198Scognetstatic PMAP_INLINE void 1217129198Scognetpmap_dcache_wbinv_all(pmap_t pm) 1218129198Scognet{ 1219129198Scognet 1220129198Scognet if (pm->pm_cstate.cs_cache_d) { 1221129198Scognet cpu_dcache_wbinv_all(); 1222129198Scognet pm->pm_cstate.cs_cache_d = 0; 1223129198Scognet } 1224129198Scognet} 1225129198Scognet 1226129198Scognetstatic PMAP_INLINE boolean_t 1227129198Scognetpmap_is_current(pmap_t pm) 1228129198Scognet{ 1229129198Scognet 1230129198Scognet if (pm == pmap_kernel() || 1231129198Scognet (curproc && curproc->p_vmspace->vm_map.pmap == pm)) 1232129198Scognet return (TRUE); 1233129198Scognet 1234129198Scognet return (FALSE); 1235129198Scognet} 1236129198Scognet 1237129198Scognetstatic PMAP_INLINE boolean_t 1238129198Scognetpmap_is_cached(pmap_t pm) 1239129198Scognet{ 1240129198Scognet 1241129198Scognet if (pm == pmap_kernel() || pmap_cache_state == NULL || 1242129198Scognet pmap_cache_state == &pm->pm_cstate) 1243129198Scognet return (TRUE); 1244129198Scognet 1245129198Scognet return (FALSE); 1246129198Scognet} 1247129198Scognet 1248129198Scognet/* 1249129198Scognet * PTE_SYNC_CURRENT: 1250129198Scognet * 1251129198Scognet * Make sure the pte is written out to RAM. 1252129198Scognet * We need to do this for one of two cases: 1253129198Scognet * - We're dealing with the kernel pmap 1254129198Scognet * - There is no pmap active in the cache/tlb. 1255129198Scognet * - The specified pmap is 'active' in the cache/tlb. 1256129198Scognet */ 1257129198Scognet#ifdef PMAP_INCLUDE_PTE_SYNC 1258129198Scognet#define PTE_SYNC_CURRENT(pm, ptep) \ 1259129198Scognetdo { \ 1260129198Scognet if (PMAP_NEEDS_PTE_SYNC && \ 1261129198Scognet pmap_is_cached(pm)) \ 1262129198Scognet PTE_SYNC(ptep); \ 1263129198Scognet} while (/*CONSTCOND*/0) 1264129198Scognet#else 1265129198Scognet#define PTE_SYNC_CURRENT(pm, ptep) /* nothing */ 1266129198Scognet#endif 1267129198Scognet 1268129198Scognet/* 1269129198Scognet * Since we have a virtually indexed cache, we may need to inhibit caching if 1270129198Scognet * there is more than one mapping and at least one of them is writable. 1271129198Scognet * Since we purge the cache on every context switch, we only need to check for 1272129198Scognet * other mappings within the same pmap, or kernel_pmap. 1273129198Scognet * This function is also called when a page is unmapped, to possibly reenable 1274129198Scognet * caching on any remaining mappings. 1275129198Scognet * 1276129198Scognet * The code implements the following logic, where: 1277129198Scognet * 1278129198Scognet * KW = # of kernel read/write pages 1279129198Scognet * KR = # of kernel read only pages 1280129198Scognet * UW = # of user read/write pages 1281129198Scognet * UR = # of user read only pages 1282129198Scognet * 1283129198Scognet * KC = kernel mapping is cacheable 1284129198Scognet * UC = user mapping is cacheable 1285129198Scognet * 1286129198Scognet * KW=0,KR=0 KW=0,KR>0 KW=1,KR=0 KW>1,KR>=0 1287129198Scognet * +--------------------------------------------- 1288129198Scognet * UW=0,UR=0 | --- KC=1 KC=1 KC=0 1289129198Scognet * UW=0,UR>0 | UC=1 KC=1,UC=1 KC=0,UC=0 KC=0,UC=0 1290129198Scognet * UW=1,UR=0 | UC=1 KC=0,UC=0 KC=0,UC=0 KC=0,UC=0 1291129198Scognet * UW>1,UR>=0 | UC=0 KC=0,UC=0 KC=0,UC=0 KC=0,UC=0 1292129198Scognet */ 1293129198Scognet 1294129198Scognetstatic const int pmap_vac_flags[4][4] = { 1295129198Scognet {-1, 0, 0, PVF_KNC}, 1296129198Scognet {0, 0, PVF_NC, PVF_NC}, 1297129198Scognet {0, PVF_NC, PVF_NC, PVF_NC}, 1298129198Scognet {PVF_UNC, PVF_NC, PVF_NC, PVF_NC} 1299129198Scognet}; 1300129198Scognet 1301129198Scognetstatic PMAP_INLINE int 1302129198Scognetpmap_get_vac_flags(const struct vm_page *pg) 1303129198Scognet{ 1304129198Scognet int kidx, uidx; 1305129198Scognet 1306129198Scognet kidx = 0; 1307129198Scognet if (pg->md.kro_mappings || pg->md.krw_mappings > 1) 1308129198Scognet kidx |= 1; 1309129198Scognet if (pg->md.krw_mappings) 1310129198Scognet kidx |= 2; 1311129198Scognet 1312129198Scognet uidx = 0; 1313129198Scognet if (pg->md.uro_mappings || pg->md.urw_mappings > 1) 1314129198Scognet uidx |= 1; 1315129198Scognet if (pg->md.urw_mappings) 1316129198Scognet uidx |= 2; 1317129198Scognet 1318129198Scognet return (pmap_vac_flags[uidx][kidx]); 1319129198Scognet} 1320129198Scognet 1321129198Scognetstatic __inline void 1322129198Scognetpmap_vac_me_harder(struct vm_page *pg, pmap_t pm, vm_offset_t va) 1323129198Scognet{ 1324129198Scognet int nattr; 1325129198Scognet 1326129198Scognet nattr = pmap_get_vac_flags(pg); 1327129198Scognet 1328129198Scognet if (nattr < 0) { 1329129198Scognet pg->md.pvh_attrs &= ~PVF_NC; 1330129198Scognet return; 1331129198Scognet } 1332129198Scognet 1333129198Scognet if (nattr == 0 && (pg->md.pvh_attrs & PVF_NC) == 0) { 1334129198Scognet return; 1335129198Scognet } 1336129198Scognet 1337129198Scognet if (pm == pmap_kernel()) 1338129198Scognet pmap_vac_me_kpmap(pg, pm, va); 1339129198Scognet else 1340129198Scognet pmap_vac_me_user(pg, pm, va); 1341129198Scognet 1342129198Scognet pg->md.pvh_attrs = (pg->md.pvh_attrs & ~PVF_NC) | nattr; 1343129198Scognet} 1344129198Scognet 1345129198Scognetstatic void 1346129198Scognetpmap_vac_me_kpmap(struct vm_page *pg, pmap_t pm, vm_offset_t va) 1347129198Scognet{ 1348129198Scognet u_int u_cacheable, u_entries; 1349129198Scognet struct pv_entry *pv; 1350129198Scognet pmap_t last_pmap = pm; 1351129198Scognet 1352129198Scognet /* 1353129198Scognet * Pass one, see if there are both kernel and user pmaps for 1354129198Scognet * this page. Calculate whether there are user-writable or 1355129198Scognet * kernel-writable pages. 1356129198Scognet */ 1357129198Scognet u_cacheable = 0; 1358129198Scognet TAILQ_FOREACH(pv, &pg->md.pv_list, pv_list) { 1359129198Scognet if (pv->pv_pmap != pm && (pv->pv_flags & PVF_NC) == 0) 1360129198Scognet u_cacheable++; 1361129198Scognet } 1362129198Scognet 1363129198Scognet u_entries = pg->md.urw_mappings + pg->md.uro_mappings; 1364129198Scognet 1365129198Scognet /* 1366129198Scognet * We know we have just been updating a kernel entry, so if 1367129198Scognet * all user pages are already cacheable, then there is nothing 1368129198Scognet * further to do. 1369129198Scognet */ 1370129198Scognet if (pg->md.k_mappings == 0 && u_cacheable == u_entries) 1371129198Scognet return; 1372129198Scognet 1373129198Scognet if (u_entries) { 1374129198Scognet /* 1375129198Scognet * Scan over the list again, for each entry, if it 1376129198Scognet * might not be set correctly, call pmap_vac_me_user 1377129198Scognet * to recalculate the settings. 1378129198Scognet */ 1379129198Scognet TAILQ_FOREACH(pv, &pg->md.pv_list, pv_list) { 1380129198Scognet /* 1381129198Scognet * We know kernel mappings will get set 1382129198Scognet * correctly in other calls. We also know 1383129198Scognet * that if the pmap is the same as last_pmap 1384129198Scognet * then we've just handled this entry. 1385129198Scognet */ 1386129198Scognet if (pv->pv_pmap == pm || pv->pv_pmap == last_pmap) 1387129198Scognet continue; 1388129198Scognet 1389129198Scognet /* 1390129198Scognet * If there are kernel entries and this page 1391129198Scognet * is writable but non-cacheable, then we can 1392129198Scognet * skip this entry also. 1393129198Scognet */ 1394129198Scognet if (pg->md.k_mappings && 1395129198Scognet (pv->pv_flags & (PVF_NC | PVF_WRITE)) == 1396129198Scognet (PVF_NC | PVF_WRITE)) 1397129198Scognet continue; 1398129198Scognet 1399129198Scognet /* 1400129198Scognet * Similarly if there are no kernel-writable 1401129198Scognet * entries and the page is already 1402129198Scognet * read-only/cacheable. 1403129198Scognet */ 1404129198Scognet if (pg->md.krw_mappings == 0 && 1405129198Scognet (pv->pv_flags & (PVF_NC | PVF_WRITE)) == 0) 1406129198Scognet continue; 1407129198Scognet 1408129198Scognet /* 1409129198Scognet * For some of the remaining cases, we know 1410129198Scognet * that we must recalculate, but for others we 1411129198Scognet * can't tell if they are correct or not, so 1412129198Scognet * we recalculate anyway. 1413129198Scognet */ 1414129198Scognet pmap_vac_me_user(pg, (last_pmap = pv->pv_pmap), 0); 1415129198Scognet } 1416129198Scognet 1417129198Scognet if (pg->md.k_mappings == 0) 1418129198Scognet return; 1419129198Scognet } 1420129198Scognet 1421129198Scognet pmap_vac_me_user(pg, pm, va); 1422129198Scognet} 1423129198Scognet 1424129198Scognetstatic void 1425129198Scognetpmap_vac_me_user(struct vm_page *pg, pmap_t pm, vm_offset_t va) 1426129198Scognet{ 1427129198Scognet pmap_t kpmap = pmap_kernel(); 1428129198Scognet struct pv_entry *pv, *npv; 1429129198Scognet struct l2_bucket *l2b; 1430129198Scognet pt_entry_t *ptep, pte; 1431129198Scognet u_int entries = 0; 1432129198Scognet u_int writable = 0; 1433129198Scognet u_int cacheable_entries = 0; 1434129198Scognet u_int kern_cacheable = 0; 1435129198Scognet u_int other_writable = 0; 1436129198Scognet 1437129198Scognet /* 1438129198Scognet * Count mappings and writable mappings in this pmap. 1439129198Scognet * Include kernel mappings as part of our own. 1440129198Scognet * Keep a pointer to the first one. 1441129198Scognet */ 1442129198Scognet npv = TAILQ_FIRST(&pg->md.pv_list); 1443129198Scognet TAILQ_FOREACH(pv, &pg->md.pv_list, pv_list) { 1444129198Scognet /* Count mappings in the same pmap */ 1445129198Scognet if (pm == pv->pv_pmap || kpmap == pv->pv_pmap) { 1446129198Scognet if (entries++ == 0) 1447129198Scognet npv = pv; 1448129198Scognet 1449129198Scognet /* Cacheable mappings */ 1450129198Scognet if ((pv->pv_flags & PVF_NC) == 0) { 1451129198Scognet cacheable_entries++; 1452129198Scognet if (kpmap == pv->pv_pmap) 1453129198Scognet kern_cacheable++; 1454129198Scognet } 1455129198Scognet 1456129198Scognet /* Writable mappings */ 1457129198Scognet if (pv->pv_flags & PVF_WRITE) 1458129198Scognet ++writable; 1459129198Scognet } else 1460129198Scognet if (pv->pv_flags & PVF_WRITE) 1461129198Scognet other_writable = 1; 1462129198Scognet } 1463129198Scognet 1464129198Scognet /* 1465129198Scognet * Enable or disable caching as necessary. 1466129198Scognet * Note: the first entry might be part of the kernel pmap, 1467129198Scognet * so we can't assume this is indicative of the state of the 1468129198Scognet * other (maybe non-kpmap) entries. 1469129198Scognet */ 1470129198Scognet if ((entries > 1 && writable) || 1471129198Scognet (entries > 0 && pm == kpmap && other_writable)) { 1472129198Scognet if (cacheable_entries == 0) 1473129198Scognet return; 1474129198Scognet 1475129198Scognet for (pv = npv; pv; pv = TAILQ_NEXT(pv, pv_list)) { 1476129198Scognet if ((pm != pv->pv_pmap && kpmap != pv->pv_pmap) || 1477129198Scognet (pv->pv_flags & PVF_NC)) 1478129198Scognet continue; 1479129198Scognet 1480129198Scognet pv->pv_flags |= PVF_NC; 1481129198Scognet 1482129198Scognet l2b = pmap_get_l2_bucket(pv->pv_pmap, pv->pv_va); 1483129198Scognet ptep = &l2b->l2b_kva[l2pte_index(pv->pv_va)]; 1484129198Scognet pte = *ptep & ~L2_S_CACHE_MASK; 1485129198Scognet 1486129198Scognet if ((va != pv->pv_va || pm != pv->pv_pmap) && 1487129198Scognet l2pte_valid(pte)) { 1488129198Scognet if (PV_BEEN_EXECD(pv->pv_flags)) { 1489129198Scognet pmap_idcache_wbinv_range(pv->pv_pmap, 1490129198Scognet pv->pv_va, PAGE_SIZE); 1491129198Scognet pmap_tlb_flushID_SE(pv->pv_pmap, 1492129198Scognet pv->pv_va); 1493129198Scognet } else 1494129198Scognet if (PV_BEEN_REFD(pv->pv_flags)) { 1495129198Scognet pmap_dcache_wb_range(pv->pv_pmap, 1496129198Scognet pv->pv_va, PAGE_SIZE, TRUE, 1497129198Scognet (pv->pv_flags & PVF_WRITE) == 0); 1498129198Scognet pmap_tlb_flushD_SE(pv->pv_pmap, 1499129198Scognet pv->pv_va); 1500129198Scognet } 1501129198Scognet } 1502129198Scognet 1503129198Scognet *ptep = pte; 1504129198Scognet PTE_SYNC_CURRENT(pv->pv_pmap, ptep); 1505129198Scognet } 1506129198Scognet cpu_cpwait(); 1507129198Scognet } else 1508129198Scognet if (entries > cacheable_entries) { 1509129198Scognet /* 1510129198Scognet * Turn cacheing back on for some pages. If it is a kernel 1511129198Scognet * page, only do so if there are no other writable pages. 1512129198Scognet */ 1513129198Scognet for (pv = npv; pv; pv = TAILQ_NEXT(pv, pv_list)) { 1514129198Scognet if (!(pv->pv_flags & PVF_NC) || (pm != pv->pv_pmap && 1515129198Scognet (kpmap != pv->pv_pmap || other_writable))) 1516129198Scognet continue; 1517129198Scognet 1518129198Scognet pv->pv_flags &= ~PVF_NC; 1519129198Scognet 1520129198Scognet l2b = pmap_get_l2_bucket(pv->pv_pmap, pv->pv_va); 1521129198Scognet ptep = &l2b->l2b_kva[l2pte_index(pv->pv_va)]; 1522129198Scognet pte = (*ptep & ~L2_S_CACHE_MASK) | pte_l2_s_cache_mode; 1523129198Scognet 1524129198Scognet if (l2pte_valid(pte)) { 1525129198Scognet if (PV_BEEN_EXECD(pv->pv_flags)) { 1526129198Scognet pmap_tlb_flushID_SE(pv->pv_pmap, 1527129198Scognet pv->pv_va); 1528129198Scognet } else 1529129198Scognet if (PV_BEEN_REFD(pv->pv_flags)) { 1530129198Scognet pmap_tlb_flushD_SE(pv->pv_pmap, 1531129198Scognet pv->pv_va); 1532129198Scognet } 1533129198Scognet } 1534129198Scognet 1535129198Scognet *ptep = pte; 1536129198Scognet PTE_SYNC_CURRENT(pv->pv_pmap, ptep); 1537129198Scognet } 1538129198Scognet } 1539129198Scognet} 1540129198Scognet 1541129198Scognet/* 1542129198Scognet * Modify pte bits for all ptes corresponding to the given physical address. 1543129198Scognet * We use `maskbits' rather than `clearbits' because we're always passing 1544129198Scognet * constants and the latter would require an extra inversion at run-time. 1545129198Scognet */ 1546129198Scognetstatic void 1547129198Scognetpmap_clearbit(struct vm_page *pg, u_int maskbits) 1548129198Scognet{ 1549129198Scognet struct l2_bucket *l2b; 1550129198Scognet struct pv_entry *pv; 1551129198Scognet pt_entry_t *ptep, npte, opte; 1552129198Scognet pmap_t pm; 1553129198Scognet vm_offset_t va; 1554129198Scognet u_int oflags; 1555129198Scognet 1556129198Scognet#if 0 1557129198Scognet PMAP_HEAD_TO_MAP_LOCK(); 1558129198Scognet simple_lock(&pg->mdpage.pvh_slock); 1559129198Scognet#endif 1560129198Scognet 1561129198Scognet /* 1562129198Scognet * Clear saved attributes (modify, reference) 1563129198Scognet */ 1564129198Scognet pg->md.pvh_attrs &= ~(maskbits & (PVF_MOD | PVF_REF)); 1565129198Scognet 1566129198Scognet if (TAILQ_EMPTY(&pg->md.pv_list)) { 1567129198Scognet#if 0 1568129198Scognet simple_unlock(&pg->mdpage.pvh_slock); 1569129198Scognet PMAP_HEAD_TO_MAP_UNLOCK(); 1570129198Scognet#endif 1571129198Scognet return; 1572129198Scognet } 1573129198Scognet 1574129198Scognet /* 1575129198Scognet * Loop over all current mappings setting/clearing as appropos 1576129198Scognet */ 1577129198Scognet TAILQ_FOREACH(pv, &pg->md.pv_list, pv_list) { 1578129198Scognet va = pv->pv_va; 1579129198Scognet pm = pv->pv_pmap; 1580129198Scognet oflags = pv->pv_flags; 1581129198Scognet pv->pv_flags &= ~maskbits; 1582129198Scognet 1583129198Scognet#if 0 1584129198Scognet pmap_acquire_pmap_lock(pm); 1585129198Scognet#endif 1586129198Scognet 1587129198Scognet l2b = pmap_get_l2_bucket(pm, va); 1588129198Scognet 1589129198Scognet ptep = &l2b->l2b_kva[l2pte_index(va)]; 1590129198Scognet npte = opte = *ptep; 1591129198Scognet 1592129198Scognet if (maskbits & (PVF_WRITE|PVF_MOD)) { 1593129198Scognet if ((pv->pv_flags & PVF_NC)) { 1594129198Scognet /* 1595129198Scognet * Entry is not cacheable: 1596129198Scognet * 1597129198Scognet * Don't turn caching on again if this is a 1598129198Scognet * modified emulation. This would be 1599129198Scognet * inconsitent with the settings created by 1600129198Scognet * pmap_vac_me_harder(). Otherwise, it's safe 1601129198Scognet * to re-enable cacheing. 1602129198Scognet * 1603129198Scognet * There's no need to call pmap_vac_me_harder() 1604129198Scognet * here: all pages are losing their write 1605129198Scognet * permission. 1606129198Scognet */ 1607129198Scognet if (maskbits & PVF_WRITE) { 1608129198Scognet npte |= pte_l2_s_cache_mode; 1609129198Scognet pv->pv_flags &= ~PVF_NC; 1610129198Scognet } 1611129198Scognet } else 1612129198Scognet if (opte & L2_S_PROT_W) { 1613129198Scognet /* 1614129198Scognet * Entry is writable/cacheable: check if pmap 1615129198Scognet * is current if it is flush it, otherwise it 1616129198Scognet * won't be in the cache 1617129198Scognet */ 1618129198Scognet if (PV_BEEN_EXECD(oflags)) 1619129198Scognet pmap_idcache_wbinv_range(pm, pv->pv_va, 1620129198Scognet PAGE_SIZE); 1621129198Scognet else 1622129198Scognet if (PV_BEEN_REFD(oflags)) 1623129198Scognet pmap_dcache_wb_range(pm, pv->pv_va, 1624129198Scognet PAGE_SIZE, 1625129198Scognet (maskbits & PVF_REF) ? TRUE : FALSE, 1626129198Scognet FALSE); 1627129198Scognet } 1628129198Scognet 1629129198Scognet /* make the pte read only */ 1630129198Scognet npte &= ~L2_S_PROT_W; 1631129198Scognet 1632129198Scognet if (maskbits & PVF_WRITE) { 1633129198Scognet /* 1634129198Scognet * Keep alias accounting up to date 1635129198Scognet */ 1636129198Scognet if (pv->pv_pmap == pmap_kernel()) { 1637129198Scognet if (oflags & PVF_WRITE) { 1638129198Scognet pg->md.krw_mappings--; 1639129198Scognet pg->md.kro_mappings++; 1640129198Scognet } 1641129198Scognet } else 1642129198Scognet if (oflags & PVF_WRITE) { 1643129198Scognet pg->md.urw_mappings--; 1644129198Scognet pg->md.uro_mappings++; 1645129198Scognet } 1646129198Scognet } 1647129198Scognet } 1648129198Scognet 1649129198Scognet if (maskbits & PVF_REF) { 1650129198Scognet if ((pv->pv_flags & PVF_NC) == 0 && 1651129198Scognet (maskbits & (PVF_WRITE|PVF_MOD)) == 0) { 1652129198Scognet /* 1653129198Scognet * Check npte here; we may have already 1654129198Scognet * done the wbinv above, and the validity 1655129198Scognet * of the PTE is the same for opte and 1656129198Scognet * npte. 1657129198Scognet */ 1658129198Scognet if (npte & L2_S_PROT_W) { 1659129198Scognet if (PV_BEEN_EXECD(oflags)) 1660129198Scognet pmap_idcache_wbinv_range(pm, 1661129198Scognet pv->pv_va, PAGE_SIZE); 1662129198Scognet else 1663129198Scognet if (PV_BEEN_REFD(oflags)) 1664129198Scognet pmap_dcache_wb_range(pm, 1665129198Scognet pv->pv_va, PAGE_SIZE, 1666129198Scognet TRUE, FALSE); 1667129198Scognet } else 1668129198Scognet if ((npte & L2_TYPE_MASK) != L2_TYPE_INV) { 1669129198Scognet /* XXXJRT need idcache_inv_range */ 1670129198Scognet if (PV_BEEN_EXECD(oflags)) 1671129198Scognet pmap_idcache_wbinv_range(pm, 1672129198Scognet pv->pv_va, PAGE_SIZE); 1673129198Scognet else 1674129198Scognet if (PV_BEEN_REFD(oflags)) 1675129198Scognet pmap_dcache_wb_range(pm, 1676129198Scognet pv->pv_va, PAGE_SIZE, 1677129198Scognet TRUE, TRUE); 1678129198Scognet } 1679129198Scognet } 1680129198Scognet 1681129198Scognet /* 1682129198Scognet * Make the PTE invalid so that we will take a 1683129198Scognet * page fault the next time the mapping is 1684129198Scognet * referenced. 1685129198Scognet */ 1686129198Scognet npte &= ~L2_TYPE_MASK; 1687129198Scognet npte |= L2_TYPE_INV; 1688129198Scognet } 1689129198Scognet 1690129198Scognet if (npte != opte) { 1691129198Scognet *ptep = npte; 1692129198Scognet PTE_SYNC(ptep); 1693129198Scognet /* Flush the TLB entry if a current pmap. */ 1694129198Scognet if (PV_BEEN_EXECD(oflags)) 1695129198Scognet pmap_tlb_flushID_SE(pm, pv->pv_va); 1696129198Scognet else 1697129198Scognet if (PV_BEEN_REFD(oflags)) 1698129198Scognet pmap_tlb_flushD_SE(pm, pv->pv_va); 1699129198Scognet } 1700129198Scognet 1701129198Scognet#if 0 1702129198Scognet pmap_release_pmap_lock(pm); 1703129198Scognet#endif 1704129198Scognet 1705129198Scognet } 1706129198Scognet 1707129198Scognet#if 0 1708129198Scognet simple_unlock(&pg->mdpage.pvh_slock); 1709129198Scognet PMAP_HEAD_TO_MAP_UNLOCK(); 1710129198Scognet#endif 1711129198Scognet} 1712129198Scognet 1713129198Scognet/* 1714129198Scognet * main pv_entry manipulation functions: 1715129198Scognet * pmap_enter_pv: enter a mapping onto a vm_page list 1716129198Scognet * pmap_remove_pv: remove a mappiing from a vm_page list 1717129198Scognet * 1718129198Scognet * NOTE: pmap_enter_pv expects to lock the pvh itself 1719129198Scognet * pmap_remove_pv expects te caller to lock the pvh before calling 1720129198Scognet */ 1721129198Scognet 1722129198Scognet/* 1723129198Scognet * pmap_enter_pv: enter a mapping onto a vm_page lst 1724129198Scognet * 1725129198Scognet * => caller should hold the proper lock on pmap_main_lock 1726129198Scognet * => caller should have pmap locked 1727129198Scognet * => we will gain the lock on the vm_page and allocate the new pv_entry 1728129198Scognet * => caller should adjust ptp's wire_count before calling 1729129198Scognet * => caller should not adjust pmap's wire_count 1730129198Scognet */ 1731129198Scognetstatic void 1732129198Scognetpmap_enter_pv(struct vm_page *pg, struct pv_entry *pve, pmap_t pm, 1733129198Scognet vm_offset_t va, u_int flags) 1734129198Scognet{ 1735129198Scognet 1736129198Scognet 1737129198Scognet pve->pv_pmap = pm; 1738129198Scognet pve->pv_va = va; 1739129198Scognet pve->pv_flags = flags; 1740129198Scognet 1741129198Scognet#if 0 1742129198Scognet mtx_lock(&pg->md.pvh_mtx); 1743129198Scognet TAILQ_INSERT_HEAD(&pm->pm_pvlist, pve, pv_plist); 1744129198Scognet#endif 1745129198Scognet 1746129198Scognet TAILQ_INSERT_HEAD(&pg->md.pv_list, pve, pv_list); 1747129198Scognet pg->md.pvh_attrs |= flags & (PVF_REF | PVF_MOD); 1748129198Scognet if (pm == pmap_kernel()) { 1749129198Scognet if (flags & PVF_WRITE) 1750129198Scognet pg->md.krw_mappings++; 1751129198Scognet else 1752129198Scognet pg->md.kro_mappings++; 1753129198Scognet } 1754129198Scognet if (flags & PVF_WRITE) 1755129198Scognet pg->md.urw_mappings++; 1756129198Scognet else 1757129198Scognet pg->md.uro_mappings++; 1758129198Scognet#if 0 1759129198Scognet mtx_unlock(&pg->md.pvh_mtx); 1760129198Scognet#endif 1761129198Scognet if (pve->pv_flags & PVF_WIRED) 1762129198Scognet ++pm->pm_stats.wired_count; 1763129198Scognet} 1764129198Scognet 1765129198Scognet/* 1766129198Scognet * 1767129198Scognet * pmap_find_pv: Find a pv entry 1768129198Scognet * 1769129198Scognet * => caller should hold lock on vm_page 1770129198Scognet */ 1771129198Scognetstatic PMAP_INLINE struct pv_entry * 1772129198Scognetpmap_find_pv(struct vm_page *pg, pmap_t pm, vm_offset_t va) 1773129198Scognet{ 1774129198Scognet struct pv_entry *pv; 1775129198Scognet 1776129198Scognet TAILQ_FOREACH(pv, &pg->md.pv_list, pv_list) 1777129198Scognet if (pm == pv->pv_pmap && va == pv->pv_va) 1778129198Scognet break; 1779129198Scognet return (pv); 1780129198Scognet} 1781129198Scognet 1782129198Scognet/* 1783129198Scognet * vector_page_setprot: 1784129198Scognet * 1785129198Scognet * Manipulate the protection of the vector page. 1786129198Scognet */ 1787129198Scognetvoid 1788129198Scognetvector_page_setprot(int prot) 1789129198Scognet{ 1790129198Scognet struct l2_bucket *l2b; 1791129198Scognet pt_entry_t *ptep; 1792129198Scognet 1793129198Scognet l2b = pmap_get_l2_bucket(pmap_kernel(), vector_page); 1794129198Scognet 1795129198Scognet ptep = &l2b->l2b_kva[l2pte_index(vector_page)]; 1796129198Scognet 1797129198Scognet *ptep = (*ptep & ~L1_S_PROT_MASK) | L2_S_PROT(PTE_KERNEL, prot); 1798129198Scognet PTE_SYNC(ptep); 1799129198Scognet cpu_tlb_flushD_SE(vector_page); 1800129198Scognet cpu_cpwait(); 1801129198Scognet} 1802129198Scognet 1803129198Scognet/* 1804129198Scognet * pmap_remove_pv: try to remove a mapping from a pv_list 1805129198Scognet * 1806129198Scognet * => caller should hold proper lock on pmap_main_lock 1807129198Scognet * => pmap should be locked 1808129198Scognet * => caller should hold lock on vm_page [so that attrs can be adjusted] 1809129198Scognet * => caller should adjust ptp's wire_count and free PTP if needed 1810129198Scognet * => caller should NOT adjust pmap's wire_count 1811129198Scognet * => we return the removed pve 1812129198Scognet */ 1813129198Scognetstatic struct pv_entry * 1814129198Scognetpmap_remove_pv(struct vm_page *pg, pmap_t pm, vm_offset_t va) 1815129198Scognet{ 1816129198Scognet struct pv_entry *pve, **prevptr; 1817129198Scognet 1818129198Scognet 1819129198Scognet prevptr = &TAILQ_FIRST(&pg->md.pv_list);/* previous pv_entry pointer */ 1820129198Scognet pve = *prevptr; 1821129198Scognet 1822129198Scognet while (pve) { 1823129198Scognet if (pve->pv_pmap == pm && pve->pv_va == va) { /* match? */ 1824129198Scognet *prevptr = TAILQ_NEXT(pve, pv_list); /* remove it! */ 1825129198Scognet if (pve->pv_flags & PVF_WIRED) 1826129198Scognet --pm->pm_stats.wired_count; 1827129198Scognet if (pm == pmap_kernel()) { 1828129198Scognet if (pve->pv_flags & PVF_WRITE) 1829129198Scognet pg->md.krw_mappings--; 1830129198Scognet else 1831129198Scognet pg->md.kro_mappings--; 1832129198Scognet } else 1833129198Scognet if (pve->pv_flags & PVF_WRITE) 1834129198Scognet pg->md.urw_mappings--; 1835129198Scognet else 1836129198Scognet pg->md.uro_mappings--; 1837129198Scognet break; 1838129198Scognet } 1839129198Scognet prevptr = &TAILQ_NEXT(pve, pv_list); 1840129198Scognet pve = TAILQ_NEXT(pve, pv_list); 1841129198Scognet } 1842129198Scognet 1843129198Scognet return(pve); /* return removed pve */ 1844129198Scognet} 1845129198Scognet/* 1846129198Scognet * 1847129198Scognet * pmap_modify_pv: Update pv flags 1848129198Scognet * 1849129198Scognet * => caller should hold lock on vm_page [so that attrs can be adjusted] 1850129198Scognet * => caller should NOT adjust pmap's wire_count 1851129198Scognet * => caller must call pmap_vac_me_harder() if writable status of a page 1852129198Scognet * may have changed. 1853129198Scognet * => we return the old flags 1854129198Scognet * 1855129198Scognet * Modify a physical-virtual mapping in the pv table 1856129198Scognet */ 1857129198Scognetstatic u_int 1858129198Scognetpmap_modify_pv(struct vm_page *pg, pmap_t pm, vm_offset_t va, 1859129198Scognet u_int clr_mask, u_int set_mask) 1860129198Scognet{ 1861129198Scognet struct pv_entry *npv; 1862129198Scognet u_int flags, oflags; 1863129198Scognet 1864129198Scognet if ((npv = pmap_find_pv(pg, pm, va)) == NULL) 1865129198Scognet return (0); 1866129198Scognet 1867129198Scognet /* 1868129198Scognet * There is at least one VA mapping this page. 1869129198Scognet */ 1870129198Scognet 1871129198Scognet if (clr_mask & (PVF_REF | PVF_MOD)) 1872129198Scognet pg->md.pvh_attrs |= set_mask & (PVF_REF | PVF_MOD); 1873129198Scognet 1874129198Scognet oflags = npv->pv_flags; 1875129198Scognet npv->pv_flags = flags = (oflags & ~clr_mask) | set_mask; 1876129198Scognet 1877129198Scognet if ((flags ^ oflags) & PVF_WIRED) { 1878129198Scognet if (flags & PVF_WIRED) 1879129198Scognet ++pm->pm_stats.wired_count; 1880129198Scognet else 1881129198Scognet --pm->pm_stats.wired_count; 1882129198Scognet } 1883129198Scognet 1884129198Scognet if ((flags ^ oflags) & PVF_WRITE) { 1885129198Scognet if (pm == pmap_kernel()) { 1886129198Scognet if (flags & PVF_WRITE) { 1887129198Scognet pg->md.krw_mappings++; 1888129198Scognet pg->md.kro_mappings--; 1889129198Scognet } else { 1890129198Scognet pg->md.kro_mappings++; 1891129198Scognet pg->md.krw_mappings--; 1892129198Scognet } 1893129198Scognet } else 1894129198Scognet if (flags & PVF_WRITE) { 1895129198Scognet pg->md.urw_mappings++; 1896129198Scognet pg->md.uro_mappings--; 1897129198Scognet } else { 1898129198Scognet pg->md.uro_mappings++; 1899129198Scognet pg->md.urw_mappings--; 1900129198Scognet } 1901129198Scognet } 1902129198Scognet 1903129198Scognet return (oflags); 1904129198Scognet} 1905129198Scognet 1906129198Scognet/* Function to set the debug level of the pmap code */ 1907129198Scognet#ifdef PMAP_DEBUG 1908129198Scognetvoid 1909129198Scognetpmap_debug(int level) 1910129198Scognet{ 1911129198Scognet pmap_debug_level = level; 1912129198Scognet dprintf("pmap_debug: level=%d\n", pmap_debug_level); 1913129198Scognet} 1914129198Scognet#endif /* PMAP_DEBUG */ 1915129198Scognet 1916129198Scognet 1917129198Scognetvoid 1918129198Scognetpmap_pinit0(struct pmap *pmap) 1919129198Scognet{ 1920129198Scognet PDEBUG(1, printf("pmap_pinit0: pmap = %08x\n", (u_int32_t) pmap)); 1921129198Scognet 1922129198Scognet dprintf("pmap_pinit0: pmap = %08x, pm_pdir = %08x\n", 1923129198Scognet (u_int32_t) pmap, (u_int32_t) pmap->pm_pdir); 1924129198Scognet pmap_pinit(pmap); 1925129198Scognet} 1926129198Scognet 1927129198Scognet 1928129198Scognet/* 1929129198Scognet * Initialize the pmap module. 1930129198Scognet * Called by vm_init, to initialize any structures that the pmap 1931129198Scognet * system needs to map virtual memory. 1932129198Scognet * pmap_init has been enhanced to support in a fairly consistant 1933129198Scognet * way, discontiguous physical memory. 1934129198Scognet */ 1935129198Scognetvoid 1936129198Scognetpmap_init(void) 1937129198Scognet{ 1938129198Scognet int i; 1939129198Scognet 1940129198Scognet PDEBUG(1, printf("pmap_init: phys_start = %08x\n")); 1941129198Scognet /* 1942129198Scognet * Allocate memory for random pmap data structures. Includes the 1943129198Scognet * pv_head_table. 1944129198Scognet */ 1945129198Scognet for(i = 0; i < vm_page_array_size; i++) { 1946129198Scognet vm_page_t m; 1947129198Scognet 1948129198Scognet m = &vm_page_array[i]; 1949129198Scognet TAILQ_INIT(&m->md.pv_list); 1950129198Scognet m->md.pv_list_count = 0; 1951129198Scognet } 1952129198Scognet 1953129198Scognet /* 1954129198Scognet * init the pv free list 1955129198Scognet */ 1956129198Scognet pvzone = uma_zcreate("PV ENTRY", sizeof (struct pv_entry), NULL, NULL, 1957129198Scognet NULL, NULL, UMA_ALIGN_PTR, UMA_ZONE_VM | UMA_ZONE_NOFREE); 1958129198Scognet uma_prealloc(pvzone, MINPV); 1959129198Scognet l2table_zone = uma_zcreate("L2 Table", sizeof(struct l2_dtable), 1960129198Scognet NULL, NULL, NULL, NULL, UMA_ALIGN_PTR, 1961129198Scognet UMA_ZONE_VM | UMA_ZONE_NOFREE); 1962129198Scognet /* 1963129198Scognet * Now it is safe to enable pv_table recording. 1964129198Scognet */ 1965129198Scognet pmap_initialized = TRUE; 1966129198Scognet PDEBUG(1, printf("pmap_init: done!\n")); 1967129198Scognet} 1968129198Scognet 1969129198Scognetint 1970129198Scognetpmap_fault_fixup(pmap_t pm, vm_offset_t va, vm_prot_t ftype, int user) 1971129198Scognet{ 1972129198Scognet struct l2_dtable *l2; 1973129198Scognet struct l2_bucket *l2b; 1974129198Scognet pd_entry_t *pl1pd, l1pd; 1975129198Scognet pt_entry_t *ptep, pte; 1976129198Scognet vm_paddr_t pa; 1977129198Scognet u_int l1idx; 1978129198Scognet int rv = 0; 1979129198Scognet 1980129198Scognet#if 0 1981129198Scognet PMAP_MAP_TO_HEAD_LOCK(); 1982129198Scognet pmap_acquire_pmap_lock(pm); 1983129198Scognet#endif 1984129198Scognet l1idx = L1_IDX(va); 1985129198Scognet 1986129198Scognet /* 1987129198Scognet * If there is no l2_dtable for this address, then the process 1988129198Scognet * has no business accessing it. 1989129198Scognet * 1990129198Scognet * Note: This will catch userland processes trying to access 1991129198Scognet * kernel addresses. 1992129198Scognet */ 1993129198Scognet l2 = pm->pm_l2[L2_IDX(l1idx)]; 1994129198Scognet if (l2 == NULL) 1995129198Scognet goto out; 1996129198Scognet 1997129198Scognet /* 1998129198Scognet * Likewise if there is no L2 descriptor table 1999129198Scognet */ 2000129198Scognet l2b = &l2->l2_bucket[L2_BUCKET(l1idx)]; 2001129198Scognet if (l2b->l2b_kva == NULL) 2002129198Scognet goto out; 2003129198Scognet 2004129198Scognet /* 2005129198Scognet * Check the PTE itself. 2006129198Scognet */ 2007129198Scognet ptep = &l2b->l2b_kva[l2pte_index(va)]; 2008129198Scognet pte = *ptep; 2009129198Scognet if (pte == 0) 2010129198Scognet goto out; 2011129198Scognet 2012129198Scognet /* 2013129198Scognet * Catch a userland access to the vector page mapped at 0x0 2014129198Scognet */ 2015129198Scognet if (user && (pte & L2_S_PROT_U) == 0) 2016129198Scognet goto out; 2017129198Scognet 2018129198Scognet pa = l2pte_pa(pte); 2019129198Scognet 2020129198Scognet if ((ftype & VM_PROT_WRITE) && (pte & L2_S_PROT_W) == 0) { 2021129198Scognet /* 2022129198Scognet * This looks like a good candidate for "page modified" 2023129198Scognet * emulation... 2024129198Scognet */ 2025129198Scognet struct pv_entry *pv; 2026129198Scognet struct vm_page *pg; 2027129198Scognet 2028129198Scognet /* Extract the physical address of the page */ 2029129198Scognet if ((pg = PHYS_TO_VM_PAGE(pa)) == NULL) { 2030129198Scognet goto out; 2031129198Scognet } 2032129198Scognet /* Get the current flags for this page. */ 2033129198Scognet 2034129198Scognet pv = pmap_find_pv(pg, pm, va); 2035129198Scognet if (pv == NULL) { 2036129198Scognet goto out; 2037129198Scognet } 2038129198Scognet 2039129198Scognet /* 2040129198Scognet * Do the flags say this page is writable? If not then it 2041129198Scognet * is a genuine write fault. If yes then the write fault is 2042129198Scognet * our fault as we did not reflect the write access in the 2043129198Scognet * PTE. Now we know a write has occurred we can correct this 2044129198Scognet * and also set the modified bit 2045129198Scognet */ 2046129198Scognet if ((pv->pv_flags & PVF_WRITE) == 0) { 2047129198Scognet goto out; 2048129198Scognet } 2049129198Scognet 2050129198Scognet pg->md.pvh_attrs |= PVF_REF | PVF_MOD; 2051129198Scognet pv->pv_flags |= PVF_REF | PVF_MOD; 2052129198Scognet 2053129198Scognet /* 2054129198Scognet * Re-enable write permissions for the page. No need to call 2055129198Scognet * pmap_vac_me_harder(), since this is just a 2056129198Scognet * modified-emulation fault, and the PVF_WRITE bit isn't 2057129198Scognet * changing. We've already set the cacheable bits based on 2058129198Scognet * the assumption that we can write to this page. 2059129198Scognet */ 2060129198Scognet *ptep = (pte & ~L2_TYPE_MASK) | L2_S_PROTO | L2_S_PROT_W; 2061129198Scognet PTE_SYNC(ptep); 2062129198Scognet rv = 1; 2063129198Scognet } else 2064129198Scognet if ((pte & L2_TYPE_MASK) == L2_TYPE_INV) { 2065129198Scognet /* 2066129198Scognet * This looks like a good candidate for "page referenced" 2067129198Scognet * emulation. 2068129198Scognet */ 2069129198Scognet struct pv_entry *pv; 2070129198Scognet struct vm_page *pg; 2071129198Scognet 2072129198Scognet /* Extract the physical address of the page */ 2073129198Scognet if ((pg = PHYS_TO_VM_PAGE(pa)) == NULL) 2074129198Scognet goto out; 2075129198Scognet 2076129198Scognet /* Get the current flags for this page. */ 2077129198Scognet 2078129198Scognet pv = pmap_find_pv(pg, pm, va); 2079129198Scognet if (pv == NULL) { 2080129198Scognet goto out; 2081129198Scognet } 2082129198Scognet 2083129198Scognet pg->md.pvh_attrs |= PVF_REF; 2084129198Scognet pv->pv_flags |= PVF_REF; 2085129198Scognet 2086129198Scognet 2087129198Scognet *ptep = (pte & ~L2_TYPE_MASK) | L2_S_PROTO; 2088129198Scognet PTE_SYNC(ptep); 2089129198Scognet rv = 1; 2090129198Scognet } 2091129198Scognet 2092129198Scognet /* 2093129198Scognet * We know there is a valid mapping here, so simply 2094129198Scognet * fix up the L1 if necessary. 2095129198Scognet */ 2096129198Scognet pl1pd = &pm->pm_l1->l1_kva[l1idx]; 2097129198Scognet l1pd = l2b->l2b_phys | L1_C_DOM(pm->pm_domain) | L1_C_PROTO; 2098129198Scognet if (*pl1pd != l1pd) { 2099129198Scognet *pl1pd = l1pd; 2100129198Scognet PTE_SYNC(pl1pd); 2101129198Scognet rv = 1; 2102129198Scognet } 2103129198Scognet 2104129198Scognet#ifdef CPU_SA110 2105129198Scognet /* 2106129198Scognet * There are bugs in the rev K SA110. This is a check for one 2107129198Scognet * of them. 2108129198Scognet */ 2109129198Scognet if (rv == 0 && curcpu()->ci_arm_cputype == CPU_ID_SA110 && 2110129198Scognet curcpu()->ci_arm_cpurev < 3) { 2111129198Scognet /* Always current pmap */ 2112129198Scognet if (l2pte_valid(pte)) { 2113129198Scognet extern int kernel_debug; 2114129198Scognet if (kernel_debug & 1) { 2115129198Scognet struct proc *p = curlwp->l_proc; 2116129198Scognet printf("prefetch_abort: page is already " 2117129198Scognet "mapped - pte=%p *pte=%08x\n", ptep, pte); 2118129198Scognet printf("prefetch_abort: pc=%08lx proc=%p " 2119129198Scognet "process=%s\n", va, p, p->p_comm); 2120129198Scognet printf("prefetch_abort: far=%08x fs=%x\n", 2121129198Scognet cpu_faultaddress(), cpu_faultstatus()); 2122129198Scognet } 2123129198Scognet#ifdef DDB 2124129198Scognet if (kernel_debug & 2) 2125129198Scognet Debugger(); 2126129198Scognet#endif 2127129198Scognet rv = 1; 2128129198Scognet } 2129129198Scognet } 2130129198Scognet#endif /* CPU_SA110 */ 2131129198Scognet 2132129198Scognet#ifdef DEBUG 2133129198Scognet /* 2134129198Scognet * If 'rv == 0' at this point, it generally indicates that there is a 2135129198Scognet * stale TLB entry for the faulting address. This happens when two or 2136129198Scognet * more processes are sharing an L1. Since we don't flush the TLB on 2137129198Scognet * a context switch between such processes, we can take domain faults 2138129198Scognet * for mappings which exist at the same VA in both processes. EVEN IF 2139129198Scognet * WE'VE RECENTLY FIXED UP THE CORRESPONDING L1 in pmap_enter(), for 2140129198Scognet * example. 2141129198Scognet * 2142129198Scognet * This is extremely likely to happen if pmap_enter() updated the L1 2143129198Scognet * entry for a recently entered mapping. In this case, the TLB is 2144129198Scognet * flushed for the new mapping, but there may still be TLB entries for 2145129198Scognet * other mappings belonging to other processes in the 1MB range 2146129198Scognet * covered by the L1 entry. 2147129198Scognet * 2148129198Scognet * Since 'rv == 0', we know that the L1 already contains the correct 2149129198Scognet * value, so the fault must be due to a stale TLB entry. 2150129198Scognet * 2151129198Scognet * Since we always need to flush the TLB anyway in the case where we 2152129198Scognet * fixed up the L1, or frobbed the L2 PTE, we effectively deal with 2153129198Scognet * stale TLB entries dynamically. 2154129198Scognet * 2155129198Scognet * However, the above condition can ONLY happen if the current L1 is 2156129198Scognet * being shared. If it happens when the L1 is unshared, it indicates 2157129198Scognet * that other parts of the pmap are not doing their job WRT managing 2158129198Scognet * the TLB. 2159129198Scognet */ 2160129198Scognet if (rv == 0 && pm->pm_l1->l1_domain_use_count == 1) { 2161129198Scognet extern int last_fault_code; 2162129198Scognet printf("fixup: pm %p, va 0x%lx, ftype %d - nothing to do!\n", 2163129198Scognet pm, va, ftype); 2164129198Scognet printf("fixup: l2 %p, l2b %p, ptep %p, pl1pd %p\n", 2165129198Scognet l2, l2b, ptep, pl1pd); 2166129198Scognet printf("fixup: pte 0x%x, l1pd 0x%x, last code 0x%x\n", 2167129198Scognet pte, l1pd, last_fault_code); 2168129198Scognet#ifdef DDB 2169129198Scognet Debugger(); 2170129198Scognet#endif 2171129198Scognet } 2172129198Scognet#endif 2173129198Scognet 2174129198Scognet cpu_tlb_flushID_SE(va); 2175129198Scognet cpu_cpwait(); 2176129198Scognet 2177129198Scognet rv = 1; 2178129198Scognet 2179129198Scognetout: 2180129198Scognet#if 0 2181129198Scognet pmap_release_pmap_lock(pm); 2182129198Scognet PMAP_MAP_TO_HEAD_UNLOCK(); 2183129198Scognet#endif 2184129198Scognet return (rv); 2185129198Scognet} 2186129198Scognet 2187129198Scognet/* 2188129198Scognet * Initialize the address space (zone) for the pv_entries. Set a 2189129198Scognet * high water mark so that the system can recover from excessive 2190129198Scognet * numbers of pv entries. 2191129198Scognet */ 2192129198Scognetvoid 2193129198Scognetpmap_init2() 2194129198Scognet{ 2195129198Scognet int shpgperproc = PMAP_SHPGPERPROC; 2196129198Scognet struct l2_bucket *l2b; 2197129198Scognet struct l1_ttable *l1; 2198129198Scognet pd_entry_t *pl1pt; 2199129198Scognet pt_entry_t *ptep, pte; 2200129198Scognet vm_offset_t va, eva; 2201129198Scognet u_int loop, needed; 2202129198Scognet int i; 2203129198Scognet 2204129198Scognet 2205129198Scognet TUNABLE_INT_FETCH("vm.pmap.shpgperproc", &shpgperproc); 2206129198Scognet 2207129198Scognet pv_entry_max = shpgperproc * maxproc + vm_page_array_size; 2208129198Scognet pv_entry_high_water = 9 * (pv_entry_max / 10); 2209129198Scognet l2zone = uma_zcreate("L2 Table", L2_TABLE_SIZE_REAL, pmap_l2ptp_ctor, 2210129198Scognet NULL, NULL, NULL, UMA_ALIGN_PTR, UMA_ZONE_VM | UMA_ZONE_NOFREE); 2211129198Scognet uma_prealloc(l2zone, 512); 2212129198Scognet 2213129198Scognet uma_zone_set_obj(pvzone, &pvzone_obj, pv_entry_max); 2214129198Scognet uma_zone_set_obj(l2zone, &l2zone_obj, pv_entry_max); 2215129198Scognet 2216129198Scognet needed = (maxproc / PMAP_DOMAINS) + ((maxproc % PMAP_DOMAINS) ? 1 : 0); 2217129198Scognet needed -= 1; 2218129198Scognet l1 = malloc(sizeof(*l1) * needed, M_VMPMAP, M_WAITOK); 2219129198Scognet 2220129198Scognet for (loop = 0; loop < needed; loop++, l1++) { 2221129198Scognet /* Allocate a L1 page table */ 2222132503Scognet va = (vm_offset_t)contigmalloc(L1_TABLE_SIZE, M_VMPMAP, 0, 0x0, 2223132503Scognet 0xffffffff, L1_TABLE_SIZE, 0); 2224129198Scognet 2225129198Scognet if (va == 0) 2226129198Scognet panic("Cannot allocate L1 KVM"); 2227129198Scognet 2228129198Scognet 2229129198Scognet eva = va + L1_TABLE_SIZE; 2230129198Scognet pl1pt = (pd_entry_t *)va; 2231129198Scognet 2232129198Scognet for (i = 0; i < (L1_TABLE_SIZE / PAGE_SIZE) && va < eva; i++) { 2233129198Scognet l2b = pmap_get_l2_bucket(pmap_kernel(), va); 2234129198Scognet ptep = &l2b->l2b_kva[l2pte_index(va)]; 2235129198Scognet pte = *ptep; 2236129198Scognet pte = (pte & ~L2_S_CACHE_MASK) | pte_l2_s_cache_mode_pt; 2237129198Scognet *ptep = pte; 2238129198Scognet PTE_SYNC(ptep); 2239129198Scognet cpu_tlb_flushD_SE(va); 2240129198Scognet 2241129198Scognet va += PAGE_SIZE; 2242129198Scognet } 2243129198Scognet pmap_init_l1(l1, pl1pt); 2244129198Scognet } 2245129198Scognet 2246129198Scognet 2247129198Scognet#ifdef DEBUG 2248129198Scognet printf("pmap_postinit: Allocated %d static L1 descriptor tables\n", 2249129198Scognet needed); 2250129198Scognet#endif 2251129198Scognet} 2252129198Scognet 2253129198Scognet/* 2254129198Scognet * This is used to stuff certain critical values into the PCB where they 2255129198Scognet * can be accessed quickly from cpu_switch() et al. 2256129198Scognet */ 2257129198Scognetvoid 2258129198Scognetpmap_set_pcb_pagedir(pmap_t pm, struct pcb *pcb) 2259129198Scognet{ 2260129198Scognet struct l2_bucket *l2b; 2261129198Scognet 2262129198Scognet pcb->pcb_pagedir = pm->pm_l1->l1_physaddr; 2263129198Scognet pcb->pcb_dacr = (DOMAIN_CLIENT << (PMAP_DOMAIN_KERNEL * 2)) | 2264129198Scognet (DOMAIN_CLIENT << (pm->pm_domain * 2)); 2265129198Scognet pcb->pcb_cstate = (void *)&pm->pm_cstate; 2266129198Scognet 2267129198Scognet if (vector_page < KERNBASE) { 2268129198Scognet pcb->pcb_pl1vec = &pm->pm_l1->l1_kva[L1_IDX(vector_page)]; 2269129198Scognet l2b = pmap_get_l2_bucket(pm, vector_page); 2270129198Scognet pcb->pcb_l1vec = l2b->l2b_phys | L1_C_PROTO | 2271129198Scognet L1_C_DOM(pm->pm_domain); 2272129198Scognet } else 2273129198Scognet pcb->pcb_pl1vec = NULL; 2274129198Scognet} 2275129198Scognet 2276129198Scognetvoid 2277129198Scognetpmap_activate(struct thread *td) 2278129198Scognet{ 2279129198Scognet pmap_t pm; 2280129198Scognet struct pcb *pcb; 2281129198Scognet int s; 2282129198Scognet 2283129198Scognet pm = td->td_proc->p_vmspace->vm_map.pmap; 2284129198Scognet pcb = td->td_pcb; 2285129198Scognet 2286129198Scognet critical_enter(); 2287129198Scognet pmap_set_pcb_pagedir(pm, pcb); 2288129198Scognet 2289129198Scognet if (td == curthread) { 2290129198Scognet u_int cur_dacr, cur_ttb; 2291129198Scognet 2292129198Scognet __asm __volatile("mrc p15, 0, %0, c2, c0, 0" : "=r"(cur_ttb)); 2293129198Scognet __asm __volatile("mrc p15, 0, %0, c3, c0, 0" : "=r"(cur_dacr)); 2294129198Scognet 2295129198Scognet cur_ttb &= ~(L1_TABLE_SIZE - 1); 2296129198Scognet 2297129198Scognet if (cur_ttb == (u_int)pcb->pcb_pagedir && 2298129198Scognet cur_dacr == pcb->pcb_dacr) { 2299129198Scognet /* 2300129198Scognet * No need to switch address spaces. 2301129198Scognet */ 2302129198Scognet critical_exit(); 2303129198Scognet return; 2304129198Scognet } 2305129198Scognet 2306129198Scognet disable_interrupts(I32_bit | F32_bit); 2307129198Scognet 2308129198Scognet /* 2309129198Scognet * We MUST, I repeat, MUST fix up the L1 entry corresponding 2310129198Scognet * to 'vector_page' in the incoming L1 table before switching 2311129198Scognet * to it otherwise subsequent interrupts/exceptions (including 2312129198Scognet * domain faults!) will jump into hyperspace. 2313129198Scognet */ 2314129198Scognet if (pcb->pcb_pl1vec) { 2315129198Scognet 2316129198Scognet *pcb->pcb_pl1vec = pcb->pcb_l1vec; 2317129198Scognet /* 2318129198Scognet * Don't need to PTE_SYNC() at this point since 2319129198Scognet * cpu_setttb() is about to flush both the cache 2320129198Scognet * and the TLB. 2321129198Scognet */ 2322129198Scognet } 2323129198Scognet 2324129198Scognet cpu_domains(pcb->pcb_dacr); 2325129198Scognet cpu_setttb(pcb->pcb_pagedir); 2326129198Scognet 2327129198Scognet enable_interrupts(I32_bit | F32_bit); 2328129198Scognet 2329129198Scognet /* 2330129198Scognet * Flag any previous userland pmap as being NOT 2331129198Scognet * resident in the cache/tlb. 2332129198Scognet */ 2333129198Scognet if (pmap_cache_state && pmap_cache_state != &pm->pm_cstate) 2334129198Scognet pmap_cache_state->cs_all = 0; 2335129198Scognet 2336129198Scognet /* 2337129198Scognet * The new pmap, however, IS resident. 2338129198Scognet */ 2339129198Scognet pmap_cache_state = &pm->pm_cstate; 2340129198Scognet pm->pm_cstate.cs_all = PMAP_CACHE_STATE_ALL; 2341129198Scognet splx(s); 2342129198Scognet } 2343129198Scognet critical_exit(); 2344129198Scognet} 2345129198Scognet 2346129198Scognetstatic int 2347129198Scognetpmap_set_pt_cache_mode(pd_entry_t *kl1, vm_offset_t va) 2348129198Scognet{ 2349129198Scognet pd_entry_t *pdep, pde; 2350129198Scognet pt_entry_t *ptep, pte; 2351129198Scognet vm_offset_t pa; 2352129198Scognet int rv = 0; 2353129198Scognet 2354129198Scognet /* 2355129198Scognet * Make sure the descriptor itself has the correct cache mode 2356129198Scognet */ 2357129198Scognet pdep = &kl1[L1_IDX(va)]; 2358129198Scognet pde = *pdep; 2359129198Scognet 2360129198Scognet if (l1pte_section_p(pde)) { 2361129198Scognet if ((pde & L1_S_CACHE_MASK) != pte_l1_s_cache_mode_pt) { 2362129198Scognet *pdep = (pde & ~L1_S_CACHE_MASK) | 2363129198Scognet pte_l1_s_cache_mode_pt; 2364129198Scognet PTE_SYNC(pdep); 2365129198Scognet cpu_dcache_wbinv_range((vm_offset_t)pdep, 2366129198Scognet sizeof(*pdep)); 2367129198Scognet rv = 1; 2368129198Scognet } 2369129198Scognet } else { 2370129198Scognet pa = (vm_paddr_t)(pde & L1_C_ADDR_MASK); 2371129198Scognet ptep = (pt_entry_t *)kernel_pt_lookup(pa); 2372129198Scognet if (ptep == NULL) 2373129198Scognet panic("pmap_bootstrap: No L2 for L2 @ va %p\n", ptep); 2374129198Scognet 2375129198Scognet ptep = &ptep[l2pte_index(va)]; 2376129198Scognet pte = *ptep; 2377129198Scognet if ((pte & L2_S_CACHE_MASK) != pte_l2_s_cache_mode_pt) { 2378129198Scognet *ptep = (pte & ~L2_S_CACHE_MASK) | 2379129198Scognet pte_l2_s_cache_mode_pt; 2380129198Scognet PTE_SYNC(ptep); 2381129198Scognet cpu_dcache_wbinv_range((vm_offset_t)ptep, 2382129198Scognet sizeof(*ptep)); 2383129198Scognet rv = 1; 2384129198Scognet } 2385129198Scognet } 2386129198Scognet 2387129198Scognet return (rv); 2388129198Scognet} 2389129198Scognet 2390129198Scognetstatic void 2391129198Scognetpmap_alloc_specials(vm_offset_t *availp, int pages, vm_offset_t *vap, 2392129198Scognet pt_entry_t **ptep) 2393129198Scognet{ 2394129198Scognet vm_offset_t va = *availp; 2395129198Scognet struct l2_bucket *l2b; 2396129198Scognet 2397129198Scognet if (ptep) { 2398129198Scognet l2b = pmap_get_l2_bucket(pmap_kernel(), va); 2399129198Scognet if (l2b == NULL) 2400129198Scognet panic("pmap_alloc_specials: no l2b for 0x%x", va); 2401129198Scognet 2402129198Scognet *ptep = &l2b->l2b_kva[l2pte_index(va)]; 2403129198Scognet } 2404129198Scognet 2405129198Scognet *vap = va; 2406129198Scognet *availp = va + (PAGE_SIZE * pages); 2407129198Scognet} 2408129198Scognet 2409129198Scognet/* 2410129198Scognet * Bootstrap the system enough to run with virtual memory. 2411129198Scognet * 2412129198Scognet * On the arm this is called after mapping has already been enabled 2413129198Scognet * and just syncs the pmap module with what has already been done. 2414129198Scognet * [We can't call it easily with mapping off since the kernel is not 2415129198Scognet * mapped with PA == VA, hence we would have to relocate every address 2416129198Scognet * from the linked base (virtual) address "KERNBASE" to the actual 2417129198Scognet * (physical) address starting relative to 0] 2418129198Scognet */ 2419129198Scognet#define PMAP_STATIC_L2_SIZE 16 2420129198Scognetvoid 2421129198Scognetpmap_bootstrap(vm_offset_t firstaddr, vm_offset_t lastaddr, struct pv_addr *l1pt) 2422129198Scognet{ 2423129198Scognet static struct l1_ttable static_l1; 2424129198Scognet static struct l2_dtable static_l2[PMAP_STATIC_L2_SIZE]; 2425129198Scognet struct l1_ttable *l1 = &static_l1; 2426129198Scognet struct l2_dtable *l2; 2427129198Scognet struct l2_bucket *l2b; 2428129198Scognet pd_entry_t pde; 2429129198Scognet pd_entry_t *kernel_l1pt = (pd_entry_t *)l1pt->pv_va; 2430129198Scognet pt_entry_t *ptep; 2431129198Scognet vm_paddr_t pa; 2432129198Scognet vm_offset_t va; 2433129198Scognet int l1idx, l2idx, l2next = 0; 2434129198Scognet 2435129198Scognet PDEBUG(1, printf("firstaddr = %08x, loadaddr = %08x\n", 2436129198Scognet firstaddr, loadaddr)); 2437129198Scognet 2438129198Scognet virtual_avail = firstaddr; 2439129198Scognet kernel_pmap = &kernel_pmap_store; 2440129198Scognet kernel_pmap->pm_l1 = l1; 2441129198Scognet/* 2442129198Scognet * Scan the L1 translation table created by initarm() and create 2443129198Scognet * the required metadata for all valid mappings found in it. 2444129198Scognet */ 2445129198Scognet for (l1idx = 0; l1idx < (L1_TABLE_SIZE / sizeof(pd_entry_t)); l1idx++) { 2446129198Scognet pde = kernel_l1pt[l1idx]; 2447129198Scognet 2448129198Scognet /* 2449129198Scognet * We're only interested in Coarse mappings. 2450129198Scognet * pmap_extract() can deal with section mappings without 2451129198Scognet * recourse to checking L2 metadata. 2452129198Scognet */ 2453129198Scognet if ((pde & L1_TYPE_MASK) != L1_TYPE_C) 2454129198Scognet continue; 2455129198Scognet 2456129198Scognet /* 2457129198Scognet * Lookup the KVA of this L2 descriptor table 2458129198Scognet */ 2459129198Scognet pa = (vm_paddr_t)(pde & L1_C_ADDR_MASK); 2460129198Scognet ptep = (pt_entry_t *)kernel_pt_lookup(pa); 2461129198Scognet 2462129198Scognet if (ptep == NULL) { 2463129198Scognet panic("pmap_bootstrap: No L2 for va 0x%x, pa 0x%lx", 2464129198Scognet (u_int)l1idx << L1_S_SHIFT, (long unsigned int)pa); 2465129198Scognet } 2466129198Scognet 2467129198Scognet /* 2468129198Scognet * Fetch the associated L2 metadata structure. 2469129198Scognet * Allocate a new one if necessary. 2470129198Scognet */ 2471129198Scognet if ((l2 = kernel_pmap->pm_l2[L2_IDX(l1idx)]) == NULL) { 2472129198Scognet if (l2next == PMAP_STATIC_L2_SIZE) 2473129198Scognet panic("pmap_bootstrap: out of static L2s"); 2474129198Scognet kernel_pmap->pm_l2[L2_IDX(l1idx)] = l2 = 2475129198Scognet &static_l2[l2next++]; 2476129198Scognet } 2477129198Scognet 2478129198Scognet /* 2479129198Scognet * One more L1 slot tracked... 2480129198Scognet */ 2481129198Scognet l2->l2_occupancy++; 2482129198Scognet 2483129198Scognet /* 2484129198Scognet * Fill in the details of the L2 descriptor in the 2485129198Scognet * appropriate bucket. 2486129198Scognet */ 2487129198Scognet l2b = &l2->l2_bucket[L2_BUCKET(l1idx)]; 2488129198Scognet l2b->l2b_kva = ptep; 2489129198Scognet l2b->l2b_phys = pa; 2490129198Scognet l2b->l2b_l1idx = l1idx; 2491129198Scognet 2492129198Scognet /* 2493129198Scognet * Establish an initial occupancy count for this descriptor 2494129198Scognet */ 2495129198Scognet for (l2idx = 0; 2496129198Scognet l2idx < (L2_TABLE_SIZE_REAL / sizeof(pt_entry_t)); 2497129198Scognet l2idx++) { 2498129198Scognet if ((ptep[l2idx] & L2_TYPE_MASK) != L2_TYPE_INV) { 2499129198Scognet l2b->l2b_occupancy++; 2500129198Scognet } 2501129198Scognet } 2502129198Scognet 2503129198Scognet /* 2504129198Scognet * Make sure the descriptor itself has the correct cache mode. 2505129198Scognet * If not, fix it, but whine about the problem. Port-meisters 2506129198Scognet * should consider this a clue to fix up their initarm() 2507129198Scognet * function. :) 2508129198Scognet */ 2509129198Scognet if (pmap_set_pt_cache_mode(kernel_l1pt, (vm_offset_t)ptep)) { 2510129198Scognet printf("pmap_bootstrap: WARNING! wrong cache mode for " 2511129198Scognet "L2 pte @ %p\n", ptep); 2512129198Scognet } 2513129198Scognet } 2514129198Scognet 2515129198Scognet 2516129198Scognet /* 2517129198Scognet * Initialize protection array. 2518129198Scognet */ 2519129198Scognet arm_protection_init(); 2520129198Scognet 2521129198Scognet /* 2522129198Scognet * Ensure the primary (kernel) L1 has the correct cache mode for 2523129198Scognet * a page table. Bitch if it is not correctly set. 2524129198Scognet */ 2525129198Scognet for (va = (vm_offset_t)kernel_l1pt; 2526129198Scognet va < ((vm_offset_t)kernel_l1pt + L1_TABLE_SIZE); va += PAGE_SIZE) { 2527129198Scognet if (pmap_set_pt_cache_mode(kernel_l1pt, va)) 2528129198Scognet printf("pmap_bootstrap: WARNING! wrong cache mode for " 2529129198Scognet "primary L1 @ 0x%x\n", va); 2530129198Scognet } 2531129198Scognet 2532129198Scognet cpu_dcache_wbinv_all(); 2533129198Scognet cpu_tlb_flushID(); 2534129198Scognet cpu_cpwait(); 2535129198Scognet 2536129198Scognet kernel_pmap->pm_active = -1; 2537129198Scognet kernel_pmap->pm_domain = PMAP_DOMAIN_KERNEL; 2538129198Scognet TAILQ_INIT(&kernel_pmap->pm_pvlist); 2539129198Scognet LIST_INIT(&allpmaps); 2540129198Scognet LIST_INSERT_HEAD(&allpmaps, kernel_pmap, pm_list); 2541129198Scognet 2542129198Scognet /* 2543129198Scognet * Reserve some special page table entries/VA space for temporary 2544129198Scognet * mapping of pages. 2545129198Scognet */ 2546129198Scognet#define SYSMAP(c, p, v, n) \ 2547129198Scognet v = (c)va; va += ((n)*PAGE_SIZE); p = pte; pte += (n); 2548129198Scognet 2549129198Scognet pmap_alloc_specials(&virtual_avail, 1, &csrcp, &csrc_pte); 2550129198Scognet pmap_set_pt_cache_mode(kernel_l1pt, (vm_offset_t)csrc_pte); 2551129198Scognet pmap_alloc_specials(&virtual_avail, 1, &cdstp, &cdst_pte); 2552129198Scognet pmap_set_pt_cache_mode(kernel_l1pt, (vm_offset_t)cdst_pte); 2553129198Scognet TAILQ_INIT(&l1_lru_list); 2554129198Scognet mtx_init(&l1_lru_lock, "l1 list lock", NULL, MTX_DEF); 2555129198Scognet pmap_init_l1(l1, kernel_l1pt); 2556129198Scognet cpu_dcache_wbinv_all(); 2557129198Scognet 2558129198Scognet virtual_avail = round_page(virtual_avail); 2559129198Scognet virtual_end = lastaddr; 2560129198Scognet kernel_vm_end = virtual_end; 2561129198Scognet} 2562129198Scognet 2563129198Scognet/*************************************************** 2564129198Scognet * Pmap allocation/deallocation routines. 2565129198Scognet ***************************************************/ 2566129198Scognet 2567129198Scognet/* 2568129198Scognet * Release any resources held by the given physical map. 2569129198Scognet * Called when a pmap initialized by pmap_pinit is being released. 2570129198Scognet * Should only be called if the map contains no valid mappings. 2571129198Scognet */ 2572129198Scognetvoid 2573129198Scognetpmap_release(pmap_t pmap) 2574129198Scognet{ 2575129198Scognet pmap_free_l1(pmap); 2576129198Scognet dprintf("pmap_release()\n"); 2577129198Scognet} 2578129198Scognet 2579129198Scognet 2580129198Scognet/* 2581129198Scognet * grow the number of kernel page table entries, if needed 2582129198Scognet */ 2583129198Scognetvoid 2584129198Scognetpmap_growkernel(vm_offset_t addr) 2585129198Scognet{ 2586129198Scognet 2587129198Scognet} 2588129198Scognet 2589129198Scognet 2590129198Scognet/* 2591129198Scognet * pmap_page_protect: 2592129198Scognet * 2593129198Scognet * Lower the permission for all mappings to a given page. 2594129198Scognet */ 2595129198Scognetvoid 2596129198Scognetpmap_page_protect(vm_page_t m, vm_prot_t prot) 2597129198Scognet{ 2598129198Scognet 2599129198Scognet if ((prot & VM_PROT_WRITE) == 0) { 2600129198Scognet if (prot & (VM_PROT_READ | VM_PROT_EXECUTE)) { 2601129198Scognet pmap_changebit(m, AP_KRWURW, FALSE); 2602129198Scognet } else { 2603129198Scognet pmap_remove_all(m); 2604129198Scognet } 2605129198Scognet } 2606129198Scognet} 2607129198Scognet 2608129198Scognet 2609129198Scognet#define PMAP_REMOVE_PAGES_CURPROC_ONLY 2610129198Scognet/* 2611129198Scognet * Remove all pages from specified address space 2612129198Scognet * this aids process exit speeds. Also, this code 2613129198Scognet * is special cased for current process only, but 2614129198Scognet * can have the more generic (and slightly slower) 2615129198Scognet * mode enabled. This is much faster than pmap_remove 2616129198Scognet * in the case of running down an entire address space. 2617129198Scognet */ 2618129198Scognetvoid 2619129198Scognetpmap_remove_pages(pmap_t pmap, vm_offset_t sva, vm_offset_t eva) 2620129198Scognet{ 2621129198Scognet struct l2_bucket *l2b; 2622129198Scognet pt_entry_t *pte, tpte; 2623129198Scognet pv_entry_t pv, npv; 2624129198Scognet vm_page_t m; 2625129198Scognet 2626129198Scognet#ifdef PMAP_REMOVE_PAGES_CURPROC_ONLY 2627129198Scognet if (!curproc || (pmap != vmspace_pmap(curproc->p_vmspace))) { 2628129198Scognet printf("warning: pmap_remove_pages called with non-current pmap\n"); 2629129198Scognet return; 2630129198Scognet } 2631129198Scognet#endif 2632129198Scognet 2633132082Salc vm_page_lock_queues(); 2634129198Scognet for(pv = TAILQ_FIRST(&pmap->pm_pvlist); pv; pv = npv) { 2635129198Scognet if (pv->pv_va >= eva || pv->pv_va < sva) { 2636129198Scognet npv = TAILQ_NEXT(pv, pv_plist); 2637129198Scognet continue; 2638129198Scognet } 2639129198Scognet 2640129198Scognet /* 2641129198Scognet * We cannot remove a wired pages from a process' mapping 2642129198Scognet * at this time 2643129198Scognet */ 2644129198Scognet if (pv->pv_flags & PT_W) { 2645129198Scognet npv = TAILQ_NEXT(pv, pv_plist); 2646129198Scognet continue; 2647129198Scognet } 2648129198Scognet l2b = pmap_get_l2_bucket(pmap_kernel(), pv->pv_va); 2649129198Scognet pte = &l2b->l2b_kva[l2pte_index(pv->pv_va)]; 2650129198Scognet tpte = *pte; 2651129198Scognet *pte = 0; 2652129198Scognet 2653129198Scognet m = PHYS_TO_VM_PAGE(tpte); 2654129198Scognet 2655129198Scognet KASSERT(m < &vm_page_array[vm_page_array_size], 2656129198Scognet ("pmap_remove_pages: bad tpte %x", tpte)); 2657129198Scognet 2658129198Scognet pv->pv_pmap->pm_stats.resident_count--; 2659129198Scognet 2660129198Scognet /* 2661129198Scognet * Update the vm_page_t clean and reference bits. 2662129198Scognet */ 2663129198Scognet vm_page_dirty(m); 2664129198Scognet 2665129198Scognet npv = TAILQ_NEXT(pv, pv_plist); 2666129198Scognet TAILQ_REMOVE(&pv->pv_pmap->pm_pvlist, pv, pv_plist); 2667129198Scognet 2668129198Scognet m->md.pv_list_count--; 2669129198Scognet TAILQ_REMOVE(&m->md.pv_list, pv, pv_list); 2670132119Scognet if (TAILQ_FIRST(&m->md.pv_list) == NULL) 2671132119Scognet vm_page_flag_clear(m, PG_WRITEABLE); 2672129198Scognet 2673129198Scognet pmap_free_l2_bucket(pv->pv_pmap, l2b, 1); 2674129198Scognet pmap_unuse_pt(pv->pv_pmap, pv->pv_va, pv->pv_ptem); 2675129198Scognet pmap_free_pv_entry(pv); 2676129198Scognet } 2677129198Scognet pmap_invalidate_tlb_all(pmap); 2678132082Salc vm_page_unlock_queues(); 2679129198Scognet} 2680129198Scognet 2681129198Scognet 2682129198Scognet/*************************************************** 2683129198Scognet * Low level mapping routines..... 2684129198Scognet ***************************************************/ 2685129198Scognet 2686129198Scognet/* 2687129198Scognet * add a wired page to the kva 2688129198Scognet * note that in order for the mapping to take effect -- you 2689129198Scognet * should do a invltlb after doing the pmap_kenter... 2690129198Scognet */ 2691129198ScognetPMAP_INLINE void 2692129198Scognetpmap_kenter(vm_offset_t va, vm_offset_t pa) 2693129198Scognet{ 2694129198Scognet struct l2_bucket *l2b; 2695129198Scognet pt_entry_t *pte; 2696129198Scognet pt_entry_t opte; 2697129198Scognet 2698129198Scognet PDEBUG(1, printf("pmap_kenter: va = %08x, pa = %08x\n", 2699129198Scognet (uint32_t) va, (uint32_t) pa)); 2700129198Scognet 2701129198Scognet 2702129198Scognet l2b = pmap_get_l2_bucket(pmap_kernel(), va); 2703129198Scognet KASSERT(l2b != NULL, ("No L2 Bucket")); 2704129198Scognet pte = &l2b->l2b_kva[l2pte_index(va)]; 2705129198Scognet opte = *pte; 2706129198Scognet PDEBUG(1, printf("pmap_kenter: pte = %08x, opte = %08x, npte = %08x\n", 2707129198Scognet (uint32_t) pte, opte, *pte)); 2708129198Scognet if (l2pte_valid(opte)) { 2709129198Scognet cpu_dcache_wbinv_range(va, PAGE_SIZE); 2710129198Scognet cpu_tlb_flushD_SE(va); 2711129198Scognet cpu_cpwait(); 2712129198Scognet } else 2713129198Scognet if (opte == 0) 2714129198Scognet l2b->l2b_occupancy++; 2715129198Scognet *pte = L2_S_PROTO | pa | L2_S_PROT(PTE_KERNEL, 2716129198Scognet VM_PROT_READ | VM_PROT_WRITE) | pte_l2_s_cache_mode; 2717129198Scognet PTE_SYNC(pte); 2718129198Scognet 2719129198Scognet} 2720129198Scognet 2721129198Scognet 2722129198Scognet/* 2723129198Scognet * remove a page from the kernel pagetables 2724129198Scognet */ 2725129198ScognetPMAP_INLINE void 2726129198Scognetpmap_kremove(vm_offset_t va) 2727129198Scognet{ 2728129198Scognet pt_entry_t *pte; 2729129198Scognet 2730129198Scognet pte = (pt_entry_t *)vtopte(va); 2731129198Scognet *pte = 0; 2732129198Scognet pmap_invalidate_page(kernel_pmap, va); 2733129198Scognet} 2734129198Scognet 2735129198Scognet 2736129198Scognet/* 2737129198Scognet * Used to map a range of physical addresses into kernel 2738129198Scognet * virtual address space. 2739129198Scognet * 2740129198Scognet * The value passed in '*virt' is a suggested virtual address for 2741129198Scognet * the mapping. Architectures which can support a direct-mapped 2742129198Scognet * physical to virtual region can return the appropriate address 2743129198Scognet * within that region, leaving '*virt' unchanged. Other 2744129198Scognet * architectures should map the pages starting at '*virt' and 2745129198Scognet * update '*virt' with the first usable address after the mapped 2746129198Scognet * region. 2747129198Scognet */ 2748129198Scognetvm_offset_t 2749129198Scognetpmap_map(vm_offset_t *virt, vm_offset_t start, vm_offset_t end, int prot) 2750129198Scognet{ 2751129198Scognet vm_offset_t sva = *virt; 2752129198Scognet vm_offset_t va = sva; 2753129198Scognet 2754129198Scognet PDEBUG(1, printf("pmap_map: virt = %08x, start = %08x, end = %08x, " 2755129198Scognet "prot = %d\n", (uint32_t) *virt, (uint32_t) start, (uint32_t) end, 2756129198Scognet prot)); 2757129198Scognet 2758129198Scognet while (start < end) { 2759129198Scognet pmap_kenter(va, start); 2760129198Scognet va += PAGE_SIZE; 2761129198Scognet start += PAGE_SIZE; 2762129198Scognet } 2763129198Scognet *virt = va; 2764129198Scognet return (sva); 2765129198Scognet} 2766129198Scognet 2767129198Scognet 2768129198Scognet/* 2769129198Scognet * Add a list of wired pages to the kva 2770129198Scognet * this routine is only used for temporary 2771129198Scognet * kernel mappings that do not need to have 2772129198Scognet * page modification or references recorded. 2773129198Scognet * Note that old mappings are simply written 2774129198Scognet * over. The page *must* be wired. 2775129198Scognet */ 2776129198Scognetvoid 2777129198Scognetpmap_qenter(vm_offset_t va, vm_page_t *m, int count) 2778129198Scognet{ 2779129198Scognet int i; 2780129198Scognet 2781129198Scognet for (i = 0; i < count; i++) { 2782129198Scognet pmap_kenter(va, VM_PAGE_TO_PHYS(m[i])); 2783129198Scognet va += PAGE_SIZE; 2784129198Scognet } 2785129198Scognet} 2786129198Scognet 2787129198Scognet 2788129198Scognet/* 2789129198Scognet * this routine jerks page mappings from the 2790129198Scognet * kernel -- it is meant only for temporary mappings. 2791129198Scognet */ 2792129198Scognetvoid 2793129198Scognetpmap_qremove(vm_offset_t va, int count) 2794129198Scognet{ 2795129198Scognet int i; 2796129198Scognet 2797129198Scognet for (i = 0; i < count; i++) { 2798129198Scognet pmap_kremove(va); 2799129198Scognet va += PAGE_SIZE; 2800129198Scognet } 2801129198Scognet} 2802129198Scognet 2803129198Scognet 2804129198Scognet/* 2805129198Scognet * pmap_object_init_pt preloads the ptes for a given object 2806129198Scognet * into the specified pmap. This eliminates the blast of soft 2807129198Scognet * faults on process startup and immediately after an mmap. 2808129198Scognet */ 2809129198Scognetvoid 2810129198Scognetpmap_object_init_pt(pmap_t pmap, vm_offset_t addr, vm_object_t object, 2811129198Scognet vm_pindex_t pindex, vm_size_t size) 2812129198Scognet{ 2813129198Scognet printf("pmap_object_init_pt()\n"); 2814129198Scognet} 2815129198Scognet 2816129198Scognet 2817129198Scognet/* 2818129198Scognet * pmap_is_prefaultable: 2819129198Scognet * 2820129198Scognet * Return whether or not the specified virtual address is elgible 2821129198Scognet * for prefault. 2822129198Scognet */ 2823129198Scognetboolean_t 2824129198Scognetpmap_is_prefaultable(pmap_t pmap, vm_offset_t addr) 2825129198Scognet{ 2826129198Scognet return (FALSE); 2827129198Scognet} 2828129198Scognet 2829129198Scognetstatic PMAP_INLINE void 2830129198Scognetpmap_invalidate_page(pmap_t pmap, vm_offset_t va) 2831129198Scognet{ 2832129198Scognet /* TODO: Invalidate I+D_SE */ 2833129198Scognet __asm("mcr p15, 0, r0, c7, c7, 0"); 2834129198Scognet} 2835129198Scognet 2836129198Scognet#if 0 2837129198Scognetstatic PMAP_INLINE void 2838129198Scognetpmap_invalidate_tlb(pmap_t pmap, vm_offset_t va) 2839129198Scognet{ 2840129198Scognet __asm("mcr p15, 0, r0, c8, c7, 0"); 2841129198Scognet /* TODO: Invalidate TLB */ 2842129198Scognet} 2843129198Scognet#endif 2844129198Scognet 2845129198Scognetstatic PMAP_INLINE void 2846129198Scognetpmap_invalidate_tlb_all(pmap_t pmap) 2847129198Scognet{ 2848129198Scognet __asm("mcr p15, 0, r0, c8, c7, 0"); 2849129198Scognet /* TODO: Invalidate all TLB */ 2850129198Scognet} 2851129198Scognet 2852129198Scognetstatic PMAP_INLINE void 2853129198Scognetpmap_changebit(vm_page_t m, int bit, boolean_t setem) 2854129198Scognet{ 2855129198Scognet pv_entry_t pv; 2856129198Scognet pt_entry_t *pte; 2857129198Scognet int s; 2858129198Scognet 2859129198Scognet if (!pmap_initialized || (m->flags & PG_FICTITIOUS)) 2860129198Scognet return; 2861129198Scognet 2862129198Scognet s = splvm(); 2863129198Scognet 2864129198Scognet /* 2865129198Scognet * Loop over all current mappings setting/clearing as appropos 2866129198Scognet */ 2867129198Scognet for (pv = TAILQ_FIRST(&m->md.pv_list); 2868129198Scognet pv; 2869129198Scognet pv = TAILQ_NEXT(pv, pv_list)) { 2870129198Scognet 2871129198Scognet /* 2872129198Scognet * don't write protect pager mappings 2873129198Scognet */ 2874129198Scognet if (!setem && bit == AP_KRWURW) { 2875129198Scognet if (!pmap_track_modified(pv->pv_va)) 2876129198Scognet continue; 2877129198Scognet } 2878129198Scognet 2879129198Scognet#if defined(PMAP_DEBUG) 2880129198Scognet if (!pv->pv_pmap) { 2881129198Scognet printf("Null pmap (cb) at va: 0x%x\n", (uint32_t) pv->pv_va); 2882129198Scognet continue; 2883129198Scognet } 2884129198Scognet#endif 2885129198Scognet 2886129198Scognet pte = pmap_pte(pv->pv_pmap, pv->pv_va); 2887129198Scognet 2888129198Scognet if (setem) { 2889129198Scognet *pte |= bit; 2890129198Scognet pmap_invalidate_page(pv->pv_pmap, pv->pv_va); 2891129198Scognet } else { 2892129198Scognet pt_entry_t pbits = *pte; 2893129198Scognet if (pbits & bit) { 2894129198Scognet *pte = pbits & ~bit; 2895129198Scognet pmap_invalidate_page(pv->pv_pmap, pv->pv_va); 2896129198Scognet } 2897129198Scognet } 2898129198Scognet } 2899129198Scognet splx(s); 2900129198Scognet} 2901129198Scognet 2902129198Scognet/* 2903129198Scognet * Fetch pointers to the PDE/PTE for the given pmap/VA pair. 2904129198Scognet * Returns TRUE if the mapping exists, else FALSE. 2905129198Scognet * 2906129198Scognet * NOTE: This function is only used by a couple of arm-specific modules. 2907129198Scognet * It is not safe to take any pmap locks here, since we could be right 2908129198Scognet * in the middle of debugging the pmap anyway... 2909129198Scognet * 2910129198Scognet * It is possible for this routine to return FALSE even though a valid 2911129198Scognet * mapping does exist. This is because we don't lock, so the metadata 2912129198Scognet * state may be inconsistent. 2913129198Scognet * 2914129198Scognet * NOTE: We can return a NULL *ptp in the case where the L1 pde is 2915129198Scognet * a "section" mapping. 2916129198Scognet */ 2917129198Scognetboolean_t 2918129198Scognetpmap_get_pde_pte(pmap_t pm, vm_offset_t va, pd_entry_t **pdp, pt_entry_t **ptp) 2919129198Scognet{ 2920129198Scognet struct l2_dtable *l2; 2921129198Scognet pd_entry_t *pl1pd, l1pd; 2922129198Scognet pt_entry_t *ptep; 2923129198Scognet u_short l1idx; 2924129198Scognet 2925129198Scognet if (pm->pm_l1 == NULL) 2926129198Scognet return (FALSE); 2927129198Scognet 2928129198Scognet l1idx = L1_IDX(va); 2929129198Scognet *pdp = pl1pd = &pm->pm_l1->l1_kva[l1idx]; 2930129198Scognet l1pd = *pl1pd; 2931129198Scognet 2932129198Scognet if (l1pte_section_p(l1pd)) { 2933129198Scognet *ptp = NULL; 2934129198Scognet return (TRUE); 2935129198Scognet } 2936129198Scognet 2937129198Scognet if (pm->pm_l2 == NULL) 2938129198Scognet return (FALSE); 2939129198Scognet 2940129198Scognet l2 = pm->pm_l2[L2_IDX(l1idx)]; 2941129198Scognet 2942129198Scognet if (l2 == NULL || 2943129198Scognet (ptep = l2->l2_bucket[L2_BUCKET(l1idx)].l2b_kva) == NULL) { 2944129198Scognet return (FALSE); 2945129198Scognet } 2946129198Scognet 2947129198Scognet *ptp = &ptep[l2pte_index(va)]; 2948129198Scognet return (TRUE); 2949129198Scognet} 2950129198Scognet 2951129198Scognet/* 2952129198Scognet * Routine: pmap_remove_all 2953129198Scognet * Function: 2954129198Scognet * Removes this physical page from 2955129198Scognet * all physical maps in which it resides. 2956129198Scognet * Reflects back modify bits to the pager. 2957129198Scognet * 2958129198Scognet * Notes: 2959129198Scognet * Original versions of this routine were very 2960129198Scognet * inefficient because they iteratively called 2961129198Scognet * pmap_remove (slow...) 2962129198Scognet */ 2963129198Scognetvoid 2964129198Scognetpmap_remove_all(vm_page_t m) 2965129198Scognet{ 2966129198Scognet pv_entry_t pv; 2967129198Scognet pt_entry_t *pte, tpte; 2968129198Scognet int s; 2969129198Scognet 2970129198Scognet#if defined(PMAP_DEBUG) 2971129198Scognet /* 2972129198Scognet * XXX this makes pmap_page_protect(NONE) illegal for non-managed 2973129198Scognet * pages! 2974129198Scognet */ 2975129198Scognet if (!pmap_initialized || (m->flags & PG_FICTITIOUS)) { 2976129198Scognet panic("pmap_page_protect: illegal for unmanaged page, va: 0x%x", VM_PAGE_TO_PHYS(m)); 2977129198Scognet } 2978129198Scognet#endif 2979129198Scognet 2980129198Scognet s = splvm(); 2981129198Scognet while ((pv = TAILQ_FIRST(&m->md.pv_list)) != NULL) { 2982129198Scognet pv->pv_pmap->pm_stats.resident_count--; 2983129198Scognet 2984129198Scognet pte = pmap_pte(pv->pv_pmap, pv->pv_va); 2985129198Scognet 2986129198Scognet tpte = atomic_readandclear_int(pte); 2987129198Scognet if (pv->pv_flags & PT_W) 2988129198Scognet pv->pv_pmap->pm_stats.wired_count--; 2989129198Scognet 2990129198Scognet pmap_invalidate_page(pv->pv_pmap, pv->pv_va); 2991129198Scognet 2992129198Scognet TAILQ_REMOVE(&m->md.pv_list, pv, pv_list); 2993129198Scognet m->md.pv_list_count--; 2994129198Scognet pmap_unuse_pt(pv->pv_pmap, pv->pv_va, pv->pv_ptem); 2995129198Scognet pmap_idcache_wbinv_range(pv->pv_pmap, pv->pv_va, PAGE_SIZE); 2996129198Scognet pmap_free_pv_entry(pv); 2997129198Scognet } 2998129198Scognet 2999129198Scognet splx(s); 3000129198Scognet} 3001129198Scognet 3002129198Scognet 3003129198Scognet/* 3004129198Scognet * Set the physical protection on the 3005129198Scognet * specified range of this map as requested. 3006129198Scognet */ 3007129198Scognetvoid 3008129198Scognetpmap_protect(pmap_t pm, vm_offset_t sva, vm_offset_t eva, vm_prot_t prot) 3009129198Scognet{ 3010129198Scognet struct l2_bucket *l2b; 3011129198Scognet pt_entry_t *ptep, pte; 3012129198Scognet vm_offset_t next_bucket; 3013129198Scognet u_int flags; 3014129198Scognet int flush; 3015129198Scognet 3016129198Scognet if ((prot & VM_PROT_READ) == 0) { 3017132899Salc mtx_lock(&Giant); 3018129198Scognet pmap_remove(pm, sva, eva); 3019132899Salc mtx_unlock(&Giant); 3020129198Scognet return; 3021129198Scognet } 3022129198Scognet 3023129198Scognet if (prot & VM_PROT_WRITE) { 3024129198Scognet /* 3025129198Scognet * If this is a read->write transition, just ignore it and let 3026129198Scognet * uvm_fault() take care of it later. 3027129198Scognet */ 3028129198Scognet return; 3029129198Scognet } 3030129198Scognet 3031132899Salc mtx_lock(&Giant); 3032129198Scognet 3033129198Scognet /* 3034129198Scognet * OK, at this point, we know we're doing write-protect operation. 3035129198Scognet * If the pmap is active, write-back the range. 3036129198Scognet */ 3037129198Scognet pmap_dcache_wb_range(pm, sva, eva - sva, FALSE, FALSE); 3038129198Scognet 3039129198Scognet flush = ((eva - sva) >= (PAGE_SIZE * 4)) ? 0 : -1; 3040129198Scognet flags = 0; 3041129198Scognet 3042129198Scognet while (sva < eva) { 3043129198Scognet next_bucket = L2_NEXT_BUCKET(sva); 3044129198Scognet if (next_bucket > eva) 3045129198Scognet next_bucket = eva; 3046129198Scognet 3047129198Scognet l2b = pmap_get_l2_bucket(pm, sva); 3048129198Scognet if (l2b == NULL) { 3049129198Scognet sva = next_bucket; 3050129198Scognet continue; 3051129198Scognet } 3052129198Scognet 3053129198Scognet ptep = &l2b->l2b_kva[l2pte_index(sva)]; 3054129198Scognet 3055129198Scognet while (sva < next_bucket) { 3056129198Scognet if ((pte = *ptep) != 0 && (pte & L2_S_PROT_W) != 0) { 3057129198Scognet struct vm_page *pg; 3058129198Scognet u_int f; 3059129198Scognet 3060129198Scognet pg = PHYS_TO_VM_PAGE(l2pte_pa(pte)); 3061129198Scognet pte &= ~L2_S_PROT_W; 3062129198Scognet *ptep = pte; 3063129198Scognet PTE_SYNC(ptep); 3064129198Scognet 3065129198Scognet if (pg != NULL) { 3066129198Scognet f = pmap_modify_pv(pg, pm, sva, 3067129198Scognet PVF_WRITE, 0); 3068129198Scognet pmap_vac_me_harder(pg, pm, sva); 3069129198Scognet } else 3070129198Scognet f = PVF_REF | PVF_EXEC; 3071129198Scognet 3072129198Scognet if (flush >= 0) { 3073129198Scognet flush++; 3074129198Scognet flags |= f; 3075129198Scognet } else 3076129198Scognet if (PV_BEEN_EXECD(f)) 3077129198Scognet pmap_tlb_flushID_SE(pm, sva); 3078129198Scognet else 3079129198Scognet if (PV_BEEN_REFD(f)) 3080129198Scognet pmap_tlb_flushD_SE(pm, sva); 3081129198Scognet } 3082129198Scognet 3083129198Scognet sva += PAGE_SIZE; 3084129198Scognet ptep++; 3085129198Scognet } 3086129198Scognet } 3087129198Scognet 3088129198Scognet 3089129198Scognet if (flush) { 3090129198Scognet if (PV_BEEN_EXECD(flags)) 3091129198Scognet pmap_tlb_flushID(pm); 3092129198Scognet else 3093129198Scognet if (PV_BEEN_REFD(flags)) 3094129198Scognet pmap_tlb_flushD(pm); 3095129198Scognet } 3096129198Scognet 3097132899Salc mtx_unlock(&Giant); 3098129198Scognet} 3099129198Scognet 3100129198Scognet 3101129198Scognet/* 3102129198Scognet * Insert the given physical page (p) at 3103129198Scognet * the specified virtual address (v) in the 3104129198Scognet * target physical map with the protection requested. 3105129198Scognet * 3106129198Scognet * If specified, the page will be wired down, meaning 3107129198Scognet * that the related pte can not be reclaimed. 3108129198Scognet * 3109129198Scognet * NB: This is the only routine which MAY NOT lazy-evaluate 3110129198Scognet * or lose information. That is, this routine must actually 3111129198Scognet * insert this page into the given map NOW. 3112129198Scognet */ 3113129198Scognetvm_offset_t getttb(void); 3114129198Scognetvoid 3115129198Scognetpmap_enter(pmap_t pmap, vm_offset_t va, vm_page_t m, vm_prot_t prot, 3116129198Scognet boolean_t wired) 3117129198Scognet{ 3118129198Scognet struct l2_bucket *l2b; 3119129198Scognet struct vm_page *opg; 3120129198Scognet struct pv_entry *pve; 3121129198Scognet pt_entry_t *ptep, npte, opte; 3122129198Scognet u_int nflags; 3123129198Scognet u_int oflags; 3124129198Scognet vm_paddr_t pa; 3125129198Scognet 3126129198Scognet 3127129198Scognet if (va == vector_page) { 3128129198Scognet pa = systempage.pv_pa; 3129129198Scognet m = NULL; 3130129198Scognet } else 3131129198Scognet pa = VM_PAGE_TO_PHYS(m); 3132129198Scognet nflags = 0; 3133129198Scognet if (prot & VM_PROT_WRITE) 3134129198Scognet nflags |= PVF_WRITE; 3135129198Scognet if (prot & VM_PROT_EXECUTE) 3136129198Scognet nflags |= PVF_EXEC; 3137129198Scognet if (wired) 3138129198Scognet nflags |= PVF_WIRED; 3139129198Scognet PDEBUG(1, printf("pmap_enter: pmap = %08x, va = %08x, m = %08x, prot = %x, " 3140129198Scognet "wired = %x\n", (uint32_t) pmap, va, (uint32_t) m, prot, wired)); 3141129198Scognet 3142129198Scognet if (pmap == pmap_kernel()) 3143129198Scognet l2b = pmap_get_l2_bucket(pmap, va); 3144129198Scognet else { 3145129198Scognet l2b = pmap_alloc_l2_bucket(pmap, va); 3146129198Scognet } 3147129198Scognet if (l2b == NULL) 3148129198Scognet panic("pmap_enter: failed to allocate l2 bucket"); 3149129198Scognet ptep = &l2b->l2b_kva[l2pte_index(va)]; 3150129198Scognet /* 3151129198Scognet * Page table entry not valid, we need a new PT page 3152129198Scognet */ 3153129198Scognet if (ptep == NULL) 3154129198Scognet panic("pmap_enter: invalid page table pte=%p, va=0x%x 0x%x\n", 3155129198Scognet ptep, va, UPT_MIN_ADDRESS); 3156129198Scognet 3157129198Scognet opte = *(vm_offset_t *)ptep; 3158129198Scognet npte = pa; 3159129198Scognet oflags = 0; 3160129198Scognet 3161129198Scognet if (opte) { 3162129198Scognet /* 3163129198Scognet * There is already a mapping at this address. 3164129198Scognet * If the physical address is different, lookup the 3165129198Scognet * vm_page. 3166129198Scognet */ 3167129198Scognet if (l2pte_pa(opte) != pa) 3168129198Scognet opg = PHYS_TO_VM_PAGE(l2pte_pa(opte)); 3169129198Scognet else 3170129198Scognet opg = m; 3171129198Scognet } else 3172129198Scognet opg = NULL; 3173129198Scognet 3174129198Scognet if (m && !(m->flags & PG_UNMANAGED)) { 3175129198Scognet /* 3176129198Scognet * This is to be a managed mapping. 3177129198Scognet */ 3178129198Scognet if ((prot & (VM_PROT_ALL)) || 3179129198Scognet (m->md.pvh_attrs & PVF_REF)) { 3180129198Scognet /* 3181129198Scognet * - The access type indicates that we don't need 3182129198Scognet * to do referenced emulation. 3183129198Scognet * OR 3184129198Scognet * - The physical page has already been referenced 3185129198Scognet * so no need to re-do referenced emulation here. 3186129198Scognet */ 3187129198Scognet npte |= L2_S_PROTO; 3188129198Scognet 3189129198Scognet nflags |= PVF_REF; 3190129198Scognet 3191129198Scognet if (((prot & VM_PROT_WRITE) != 0 && 3192129198Scognet ((m->flags & PG_WRITEABLE) || 3193129198Scognet (m->md.pvh_attrs & PVF_MOD) != 0))) { 3194129198Scognet /* 3195129198Scognet * This is a writable mapping, and the 3196129198Scognet * page's mod state indicates it has 3197129198Scognet * already been modified. Make it 3198129198Scognet * writable from the outset. 3199129198Scognet */ 3200129198Scognet npte |= L2_S_PROT_W; 3201129198Scognet nflags |= PVF_MOD; 3202129198Scognet } 3203129198Scognet } else { 3204129198Scognet /* 3205129198Scognet * Need to do page referenced emulation. 3206129198Scognet */ 3207129198Scognet npte |= L2_TYPE_INV; 3208129198Scognet } 3209129198Scognet 3210129198Scognet npte |= pte_l2_s_cache_mode; 3211129198Scognet 3212129198Scognet if (m == opg) { 3213129198Scognet /* 3214129198Scognet * We're changing the attrs of an existing mapping. 3215129198Scognet */ 3216129198Scognet#if 0 3217129198Scognet simple_lock(&pg->mdpage.pvh_slock); 3218129198Scognet#endif 3219129198Scognet oflags = pmap_modify_pv(m, pmap, va, 3220129198Scognet PVF_WRITE | PVF_EXEC | PVF_WIRED | 3221129198Scognet PVF_MOD | PVF_REF, nflags); 3222129198Scognet#if 0 3223129198Scognet simple_unlock(&pg->mdpage.pvh_slock); 3224129198Scognet#endif 3225129198Scognet 3226129198Scognet /* 3227129198Scognet * We may need to flush the cache if we're 3228129198Scognet * doing rw-ro... 3229129198Scognet */ 3230129198Scognet if (pmap->pm_cstate.cs_cache_d && 3231129198Scognet (oflags & PVF_NC) == 0 && 3232129198Scognet (opte & L2_S_PROT_W) != 0 && 3233129198Scognet (prot & VM_PROT_WRITE) == 0) 3234129198Scognet cpu_dcache_wb_range(va, PAGE_SIZE); 3235129198Scognet } else { 3236129198Scognet /* 3237129198Scognet * New mapping, or changing the backing page 3238129198Scognet * of an existing mapping. 3239129198Scognet */ 3240129198Scognet if (opg) { 3241129198Scognet /* 3242129198Scognet * Replacing an existing mapping with a new one. 3243129198Scognet * It is part of our managed memory so we 3244129198Scognet * must remove it from the PV list 3245129198Scognet */ 3246129198Scognet#if 0 3247129198Scognet simple_lock(&opg->mdpage.pvh_slock); 3248129198Scognet#endif 3249129198Scognet pve = pmap_remove_pv(opg, pmap, va); 3250129198Scognet pmap_vac_me_harder(opg, pmap, 0); 3251129198Scognet#if 0 3252129198Scognet simple_unlock(&opg->mdpage.pvh_slock); 3253129198Scognet#endif 3254129198Scognet oflags = pve->pv_flags; 3255129198Scognet 3256129198Scognet /* 3257129198Scognet * If the old mapping was valid (ref/mod 3258129198Scognet * emulation creates 'invalid' mappings 3259129198Scognet * initially) then make sure to frob 3260129198Scognet * the cache. 3261129198Scognet */ 3262129198Scognet if ((oflags & PVF_NC) == 0 && 3263129198Scognet l2pte_valid(opte)) { 3264129198Scognet if (PV_BEEN_EXECD(oflags)) { 3265129198Scognet pmap_idcache_wbinv_range(pmap, va, 3266129198Scognet PAGE_SIZE); 3267129198Scognet } else 3268129198Scognet if (PV_BEEN_REFD(oflags)) { 3269129198Scognet pmap_dcache_wb_range(pmap, va, 3270129198Scognet PAGE_SIZE, TRUE, 3271129198Scognet (oflags & PVF_WRITE) == 0); 3272129198Scognet } 3273129198Scognet } 3274129198Scognet } else 3275129198Scognet if ((pve = pmap_get_pv_entry()) == NULL) { 3276129198Scognet panic("pmap_enter: no pv entries"); 3277129198Scognet 3278129198Scognet } 3279129198Scognet 3280129198Scognet pmap_enter_pv(m, pve, pmap, va, nflags); 3281129198Scognet } 3282129198Scognet } else { 3283129198Scognet /* 3284129198Scognet * We're mapping an unmanaged page. 3285129198Scognet * These are always readable, and possibly writable, from 3286129198Scognet * the get go as we don't need to track ref/mod status. 3287129198Scognet */ 3288129198Scognet npte |= L2_S_PROTO; 3289129198Scognet if (prot & VM_PROT_WRITE) { 3290129198Scognet npte |= L2_S_PROT_W; 3291129198Scognet } 3292129198Scognet 3293129198Scognet /* 3294129198Scognet * Make sure the vector table is mapped cacheable 3295129198Scognet */ 3296129198Scognet if (pmap != pmap_kernel() && va == vector_page) 3297129198Scognet npte |= pte_l2_s_cache_mode; 3298129198Scognet if (opg) { 3299129198Scognet /* 3300129198Scognet * Looks like there's an existing 'managed' mapping 3301129198Scognet * at this address. 3302129198Scognet */ 3303129198Scognet#if 0 3304129198Scognet simple_lock(&opg->mdpage.pvh_slock); 3305129198Scognet#endif 3306129198Scognet pve = pmap_remove_pv(opg, pmap, va); 3307129198Scognet pmap_vac_me_harder(opg, pmap, 0); 3308129198Scognet#if 0 3309129198Scognet simple_unlock(&opg->mdpage.pvh_slock); 3310129198Scognet#endif 3311129198Scognet oflags = pve->pv_flags; 3312129198Scognet 3313129198Scognet if ((oflags & PVF_NC) == 0 && l2pte_valid(opte)) { 3314129198Scognet if (PV_BEEN_EXECD(oflags)) 3315129198Scognet pmap_idcache_wbinv_range(pmap, va, 3316129198Scognet PAGE_SIZE); 3317129198Scognet else 3318129198Scognet if (PV_BEEN_REFD(oflags)) 3319129198Scognet pmap_dcache_wb_range(pmap, va, PAGE_SIZE, 3320129198Scognet TRUE, (oflags & PVF_WRITE) == 0); 3321129198Scognet } 3322129198Scognet } 3323129198Scognet } 3324129198Scognet 3325129198Scognet /* 3326129198Scognet * Make sure userland mappings get the right permissions 3327129198Scognet */ 3328129198Scognet if (pmap != pmap_kernel() && va != vector_page) { 3329129198Scognet npte |= L2_S_PROT_U; 3330129198Scognet } 3331129198Scognet 3332129198Scognet /* 3333129198Scognet * Keep the stats up to date 3334129198Scognet */ 3335129198Scognet if (opte == 0) { 3336129198Scognet l2b->l2b_occupancy++; 3337129198Scognet pmap->pm_stats.resident_count++; 3338129198Scognet } 3339129198Scognet 3340129198Scognet 3341129198Scognet /* 3342129198Scognet * If this is just a wiring change, the two PTEs will be 3343129198Scognet * identical, so there's no need to update the page table. 3344129198Scognet */ 3345129198Scognet if (npte != opte) { 3346129198Scognet boolean_t is_cached = pmap_is_cached(pmap); 3347129198Scognet 3348129198Scognet *ptep = npte; 3349129198Scognet if (is_cached) { 3350129198Scognet /* 3351129198Scognet * We only need to frob the cache/tlb if this pmap 3352129198Scognet * is current 3353129198Scognet */ 3354129198Scognet PTE_SYNC(ptep); 3355129198Scognet if (L1_IDX(va) != L1_IDX(vector_page) && 3356129198Scognet l2pte_valid(npte)) { 3357129198Scognet /* 3358129198Scognet * This mapping is likely to be accessed as 3359129198Scognet * soon as we return to userland. Fix up the 3360129198Scognet * L1 entry to avoid taking another 3361129198Scognet * page/domain fault. 3362129198Scognet */ 3363129198Scognet pd_entry_t *pl1pd, l1pd; 3364129198Scognet 3365129198Scognet 3366129198Scognet pl1pd = &pmap->pm_l1->l1_kva[L1_IDX(va)]; 3367129198Scognet l1pd = l2b->l2b_phys | L1_C_DOM(pmap->pm_domain) | 3368129198Scognet L1_C_PROTO; 3369129198Scognet if (*pl1pd != l1pd) { 3370129198Scognet *pl1pd = l1pd; 3371129198Scognet PTE_SYNC(pl1pd); 3372129198Scognet } 3373129198Scognet } 3374129198Scognet } 3375129198Scognet 3376129198Scognet if (PV_BEEN_EXECD(oflags)) 3377129198Scognet pmap_tlb_flushID_SE(pmap, va); 3378129198Scognet else 3379129198Scognet if (PV_BEEN_REFD(oflags)) 3380129198Scognet pmap_tlb_flushD_SE(pmap, va); 3381129198Scognet 3382129198Scognet 3383129198Scognet if (m && !(m->flags & PG_UNMANAGED)) { 3384129198Scognet#if 0 3385129198Scognet simple_lock(&pg->mdpage.pvh_slock); 3386129198Scognet#endif 3387129198Scognet pmap_vac_me_harder(m, pmap, va); 3388129198Scognet#if 0 3389129198Scognet simple_unlock(&pg->mdpage.pvh_slock); 3390129198Scognet#endif 3391129198Scognet } 3392129198Scognet } 3393129198Scognet} 3394129198Scognet 3395129198Scognet/* 3396129198Scognet * this code makes some *MAJOR* assumptions: 3397129198Scognet * 1. Current pmap & pmap exists. 3398129198Scognet * 2. Not wired. 3399129198Scognet * 3. Read access. 3400129198Scognet * 4. No page table pages. 3401129198Scognet * 5. Tlbflush is deferred to calling procedure. 3402129198Scognet * 6. Page IS managed. 3403129198Scognet * but is *MUCH* faster than pmap_enter... 3404129198Scognet */ 3405129198Scognet 3406129198Scognetvm_page_t 3407129198Scognetpmap_enter_quick(pmap_t pmap, vm_offset_t va, vm_page_t m, vm_page_t mpte) 3408129198Scognet{ 3409129198Scognet pmap_enter(pmap, va, m, VM_PROT_READ | VM_PROT_EXECUTE, FALSE); 3410129198Scognet return (NULL); 3411129198Scognet} 3412129198Scognet 3413129198Scognet/* 3414129198Scognet * Routine: pmap_change_wiring 3415129198Scognet * Function: Change the wiring attribute for a map/virtual-address 3416129198Scognet * pair. 3417129198Scognet * In/out conditions: 3418129198Scognet * The mapping must already exist in the pmap. 3419129198Scognet */ 3420129198Scognetvoid 3421129198Scognetpmap_change_wiring(pmap_t pmap, vm_offset_t va, boolean_t wired) 3422129198Scognet{ 3423129198Scognet struct l2_bucket *l2b; 3424129198Scognet pt_entry_t *ptep, pte; 3425129198Scognet vm_page_t pg; 3426129198Scognet 3427129198Scognet l2b = pmap_get_l2_bucket(pmap, va); 3428129198Scognet KASSERT(l2b, ("No l2b bucket in pmap_change_wiring")); 3429129198Scognet ptep = &l2b->l2b_kva[l2pte_index(va)]; 3430129198Scognet pte = *ptep; 3431129198Scognet pg = PHYS_TO_VM_PAGE(l2pte_pa(pte)); 3432129198Scognet if (pg) 3433129198Scognet pmap_modify_pv(pg, pmap, va, PVF_WIRED, wired); 3434129198Scognet} 3435129198Scognet 3436129198Scognet 3437129198Scognet/* 3438129198Scognet * Copy the range specified by src_addr/len 3439129198Scognet * from the source map to the range dst_addr/len 3440129198Scognet * in the destination map. 3441129198Scognet * 3442129198Scognet * This routine is only advisory and need not do anything. 3443129198Scognet */ 3444129198Scognetvoid 3445129198Scognetpmap_copy(pmap_t dst_pmap, pmap_t src_pmap, vm_offset_t dst_addr, 3446129198Scognet vm_size_t len, vm_offset_t src_addr) 3447129198Scognet{ 3448129198Scognet} 3449129198Scognet 3450129198Scognet 3451129198Scognet/* 3452129198Scognet * this routine defines the region(s) of memory that should 3453129198Scognet * not be tested for the modified bit. 3454129198Scognet */ 3455129198Scognetstatic PMAP_INLINE int 3456129198Scognetpmap_track_modified(vm_offset_t va) 3457129198Scognet{ 3458129198Scognet if ((va < clean_sva) || (va >= clean_eva)) 3459129198Scognet return 1; 3460129198Scognet else 3461129198Scognet return 0; 3462129198Scognet} 3463129198Scognet 3464129198Scognet 3465129198Scognet/* 3466129198Scognet * Routine: pmap_pte 3467129198Scognet * Function: 3468129198Scognet * Extract the page table entry associated 3469129198Scognet * with the given map/virtual_address pair. 3470129198Scognet */ 3471129198Scognetstatic pt_entry_t * 3472129198Scognetpmap_pte(pmap_t pmap, vm_offset_t va) 3473129198Scognet{ 3474129198Scognet struct l2_bucket *l2b; 3475129198Scognet 3476129198Scognet l2b = pmap_get_l2_bucket(pmap, va); 3477129198Scognet if (l2b == NULL) 3478129198Scognet return (NULL); 3479129198Scognet return (&l2b->l2b_kva[l2pte_index(va)]); 3480129198Scognet} 3481129198Scognet 3482129198Scognetvm_paddr_t 3483129198Scognetpmap_kextract(vm_offset_t va) 3484129198Scognet{ 3485129198Scognet return (pmap_extract(pmap_kernel(), va)); 3486129198Scognet} 3487129198Scognet 3488129198Scognet/* 3489129198Scognet * Routine: pmap_extract 3490129198Scognet * Function: 3491129198Scognet * Extract the physical page address associated 3492129198Scognet * with the given map/virtual_address pair. 3493129198Scognet */ 3494131658Salcvm_paddr_t 3495129198Scognetpmap_extract(pmap_t pm, vm_offset_t va) 3496129198Scognet{ 3497129198Scognet struct l2_dtable *l2; 3498129198Scognet pd_entry_t *pl1pd, l1pd; 3499129198Scognet pt_entry_t *ptep, pte; 3500129198Scognet vm_paddr_t pa; 3501129198Scognet u_int l1idx; 3502129198Scognet l1idx = L1_IDX(va); 3503129198Scognet pl1pd = &pm->pm_l1->l1_kva[l1idx]; 3504129198Scognet l1pd = *pl1pd; 3505129198Scognet 3506129198Scognet if (l1pte_section_p(l1pd)) { 3507129198Scognet /* 3508129198Scognet * These should only happen for pmap_kernel() 3509129198Scognet */ 3510129198Scognet KASSERT(pm == pmap_kernel(), ("huh")); 3511129198Scognet pa = (l1pd & L1_S_FRAME) | (va & L1_S_OFFSET); 3512129198Scognet } else { 3513129198Scognet /* 3514129198Scognet * Note that we can't rely on the validity of the L1 3515129198Scognet * descriptor as an indication that a mapping exists. 3516129198Scognet * We have to look it up in the L2 dtable. 3517129198Scognet */ 3518129198Scognet l2 = pm->pm_l2[L2_IDX(l1idx)]; 3519129198Scognet 3520129198Scognet if (l2 == NULL || 3521129198Scognet (ptep = l2->l2_bucket[L2_BUCKET(l1idx)].l2b_kva) == NULL) { 3522129198Scognet return (0); 3523129198Scognet } 3524129198Scognet 3525129198Scognet ptep = &ptep[l2pte_index(va)]; 3526129198Scognet pte = *ptep; 3527129198Scognet 3528129198Scognet if (pte == 0) 3529129198Scognet return (0); 3530129198Scognet 3531129198Scognet switch (pte & L2_TYPE_MASK) { 3532129198Scognet case L2_TYPE_L: 3533129198Scognet pa = (pte & L2_L_FRAME) | (va & L2_L_OFFSET); 3534129198Scognet break; 3535129198Scognet 3536129198Scognet default: 3537129198Scognet pa = (pte & L2_S_FRAME) | (va & L2_S_OFFSET); 3538129198Scognet break; 3539129198Scognet } 3540129198Scognet } 3541129198Scognet 3542129198Scognet return (pa); 3543129198Scognet} 3544129198Scognet 3545129198Scognetvm_page_t 3546129198Scognetpmap_extract_and_hold(pmap_t pmap, vm_offset_t va, vm_prot_t prot) 3547129198Scognet{ 3548129198Scognet vm_paddr_t pa; 3549129198Scognet vm_page_t m; 3550129198Scognet 3551129198Scognet m = NULL; 3552129198Scognet mtx_lock(&Giant); 3553129198Scognet if ((pa = pmap_extract(pmap, va)) != 0) { 3554129198Scognet m = PHYS_TO_VM_PAGE(pa); 3555129198Scognet vm_page_lock_queues(); 3556129198Scognet vm_page_hold(m); 3557129198Scognet vm_page_unlock_queues(); 3558129198Scognet } 3559129198Scognet mtx_unlock(&Giant); 3560129198Scognet return (m); 3561129198Scognet} 3562129198Scognet/* 3563129198Scognet * After removing a page table entry, this routine is used to 3564129198Scognet * conditionally free the page, and manage the hold/wire counts. 3565129198Scognet */ 3566129198Scognetstatic int 3567129198Scognetpmap_unuse_pt(pmap_t pmap, vm_offset_t va, vm_page_t mpte) 3568129198Scognet{ 3569129198Scognet if (va >= UPT_MIN_ADDRESS) 3570129198Scognet return 0; 3571129198Scognet 3572129198Scognet return pmap_unwire_pte_hold(pmap, mpte); 3573129198Scognet} 3574129198Scognet 3575129198Scognetvoid 3576129198Scognetpmap_update(pmap_t pm) 3577129198Scognet{ 3578129198Scognet 3579129198Scognet if (pmap_is_current(pm)) { 3580129198Scognet /* 3581129198Scognet * If we're dealing with a current userland pmap, move its L1 3582129198Scognet * to the end of the LRU. 3583129198Scognet */ 3584129198Scognet if (pm != pmap_kernel()) 3585129198Scognet pmap_use_l1(pm); 3586129198Scognet 3587129198Scognet /* 3588129198Scognet * We can assume we're done with frobbing the cache/tlb for 3589129198Scognet * now. Make sure any future pmap ops don't skip cache/tlb 3590129198Scognet * flushes. 3591129198Scognet */ 3592129198Scognet pm->pm_cstate.cs_all = PMAP_CACHE_STATE_ALL; 3593129198Scognet } 3594129198Scognet 3595129198Scognet /* 3596129198Scognet * make sure TLB/cache operations have completed. 3597129198Scognet */ 3598129198Scognet cpu_cpwait(); 3599129198Scognet} 3600129198Scognet 3601129198Scognet 3602129198Scognet/* 3603129198Scognet * Initialize a preallocated and zeroed pmap structure, 3604129198Scognet * such as one in a vmspace structure. 3605129198Scognet */ 3606129198Scognet 3607129198Scognetvoid 3608129198Scognetpmap_pinit(pmap_t pmap) 3609129198Scognet{ 3610129198Scognet PDEBUG(1, printf("pmap_pinit: pmap = %08x\n", (uint32_t) pmap)); 3611129198Scognet 3612129198Scognet pmap_alloc_l1(pmap); 3613129198Scognet bzero(pmap->pm_l2, sizeof(pmap->pm_l2)); 3614129198Scognet 3615129198Scognet LIST_INSERT_HEAD(&allpmaps, pmap, pm_list); 3616129198Scognet pmap->pm_count = 1; 3617129198Scognet pmap->pm_active = 0; 3618129198Scognet pmap->pm_ptphint = NULL; 3619129198Scognet 3620129198Scognet TAILQ_INIT(&pmap->pm_pvlist); 3621129198Scognet bzero(&pmap->pm_stats, sizeof pmap->pm_stats); 3622129198Scognet pmap->pm_stats.resident_count = 1; 3623129198Scognet if (vector_page < KERNBASE) { 3624129198Scognet pmap_enter(pmap, vector_page, PHYS_TO_VM_PAGE(systempage.pv_pa), 3625129198Scognet VM_PROT_READ, 1); 3626129198Scognet pmap_update(pmap); 3627129198Scognet } 3628129198Scognet} 3629129198Scognet 3630129198Scognet 3631129198Scognet/*************************************************** 3632129198Scognet * page management routines. 3633129198Scognet ***************************************************/ 3634129198Scognet 3635129198Scognet 3636129198Scognetstatic PMAP_INLINE void 3637129198Scognetpmap_free_pv_entry(pv_entry_t pv) 3638129198Scognet{ 3639129198Scognet pv_entry_count--; 3640129198Scognet uma_zfree(pvzone, pv); 3641129198Scognet} 3642129198Scognet 3643129198Scognet 3644129198Scognet/* 3645129198Scognet * get a new pv_entry, allocating a block from the system 3646129198Scognet * when needed. 3647129198Scognet * the memory allocation is performed bypassing the malloc code 3648129198Scognet * because of the possibility of allocations at interrupt time. 3649129198Scognet */ 3650129198Scognetstatic pv_entry_t 3651129198Scognetpmap_get_pv_entry(void) 3652129198Scognet{ 3653129198Scognet pv_entry_t ret_value; 3654129198Scognet 3655129198Scognet pv_entry_count++; 3656129198Scognet if (pv_entry_high_water && 3657129198Scognet (pv_entry_count > pv_entry_high_water) && 3658129198Scognet (pmap_pagedaemon_waken == 0)) { 3659129198Scognet pmap_pagedaemon_waken = 1; 3660129198Scognet wakeup (&vm_pages_needed); 3661129198Scognet } 3662129198Scognet ret_value = uma_zalloc(pvzone, M_NOWAIT); 3663129198Scognet return ret_value; 3664129198Scognet} 3665129198Scognet 3666129198Scognet 3667129198Scognet/* 3668129198Scognet * Remove the given range of addresses from the specified map. 3669129198Scognet * 3670129198Scognet * It is assumed that the start and end are properly 3671129198Scognet * rounded to the page size. 3672129198Scognet */ 3673129198Scognet#define PMAP_REMOVE_CLEAN_LIST_SIZE 3 3674129198Scognetvoid 3675129198Scognetpmap_remove(pmap_t pm, vm_offset_t sva, vm_offset_t eva) 3676129198Scognet{ 3677129198Scognet struct l2_bucket *l2b; 3678129198Scognet vm_offset_t next_bucket; 3679129198Scognet pt_entry_t *ptep; 3680129198Scognet u_int cleanlist_idx, total, cnt; 3681129198Scognet struct { 3682129198Scognet vm_offset_t va; 3683129198Scognet pt_entry_t *pte; 3684129198Scognet } cleanlist[PMAP_REMOVE_CLEAN_LIST_SIZE]; 3685129198Scognet u_int mappings, is_exec, is_refd; 3686129198Scognet 3687129198Scognet 3688129198Scognet /* 3689129198Scognet * we lock in the pmap => pv_head direction 3690129198Scognet */ 3691129198Scognet#if 0 3692129198Scognet PMAP_MAP_TO_HEAD_LOCK(); 3693129198Scognet pmap_acquire_pmap_lock(pm); 3694129198Scognet#endif 3695129198Scognet 3696129198Scognet if (!pmap_is_cached(pm)) { 3697129198Scognet cleanlist_idx = PMAP_REMOVE_CLEAN_LIST_SIZE + 1; 3698129198Scognet } else 3699129198Scognet cleanlist_idx = 0; 3700129198Scognet 3701129198Scognet total = 0; 3702129198Scognet 3703129198Scognet while (sva < eva) { 3704129198Scognet /* 3705129198Scognet * Do one L2 bucket's worth at a time. 3706129198Scognet */ 3707129198Scognet next_bucket = L2_NEXT_BUCKET(sva); 3708129198Scognet if (next_bucket > eva) 3709129198Scognet next_bucket = eva; 3710129198Scognet 3711129198Scognet l2b = pmap_get_l2_bucket(pm, sva); 3712129198Scognet if (l2b == NULL) { 3713129198Scognet sva = next_bucket; 3714129198Scognet continue; 3715129198Scognet } 3716129198Scognet 3717129198Scognet ptep = &l2b->l2b_kva[l2pte_index(sva)]; 3718129198Scognet mappings = 0; 3719129198Scognet 3720129198Scognet while (sva < next_bucket) { 3721129198Scognet struct vm_page *pg; 3722129198Scognet pt_entry_t pte; 3723129198Scognet vm_paddr_t pa; 3724129198Scognet 3725129198Scognet pte = *ptep; 3726129198Scognet 3727129198Scognet if (pte == 0) { 3728129198Scognet /* 3729129198Scognet * Nothing here, move along 3730129198Scognet */ 3731129198Scognet sva += PAGE_SIZE; 3732129198Scognet ptep++; 3733129198Scognet continue; 3734129198Scognet } 3735129198Scognet 3736129198Scognet pm->pm_stats.resident_count--; 3737129198Scognet pa = l2pte_pa(pte); 3738129198Scognet is_exec = 0; 3739129198Scognet is_refd = 1; 3740129198Scognet 3741129198Scognet /* 3742129198Scognet * Update flags. In a number of circumstances, 3743129198Scognet * we could cluster a lot of these and do a 3744129198Scognet * number of sequential pages in one go. 3745129198Scognet */ 3746129198Scognet if ((pg = PHYS_TO_VM_PAGE(pa)) != NULL) { 3747129198Scognet struct pv_entry *pve; 3748129198Scognet#if 0 3749129198Scognet simple_lock(&pg->mdpage.pvh_slock); 3750129198Scognet#endif 3751129198Scognet pve = pmap_remove_pv(pg, pm, sva); 3752129198Scognet pmap_vac_me_harder(pg, pm, 0); 3753129198Scognet#if 0 3754129198Scognet simple_unlock(&pg->mdpage.pvh_slock); 3755129198Scognet#endif 3756129198Scognet if (pve != NULL) { 3757129198Scognet is_exec = 3758129198Scognet PV_BEEN_EXECD(pve->pv_flags); 3759129198Scognet is_refd = 3760129198Scognet PV_BEEN_REFD(pve->pv_flags); 3761129198Scognet pmap_free_pv_entry(pve); 3762129198Scognet } 3763129198Scognet } 3764129198Scognet 3765129198Scognet if (!l2pte_valid(pte)) { 3766129198Scognet *ptep = 0; 3767129198Scognet PTE_SYNC_CURRENT(pm, ptep); 3768129198Scognet sva += PAGE_SIZE; 3769129198Scognet ptep++; 3770129198Scognet mappings++; 3771129198Scognet continue; 3772129198Scognet } 3773129198Scognet 3774129198Scognet if (cleanlist_idx < PMAP_REMOVE_CLEAN_LIST_SIZE) { 3775129198Scognet /* Add to the clean list. */ 3776129198Scognet cleanlist[cleanlist_idx].pte = ptep; 3777129198Scognet cleanlist[cleanlist_idx].va = 3778129198Scognet sva | (is_exec & 1); 3779129198Scognet cleanlist_idx++; 3780129198Scognet } else 3781129198Scognet if (cleanlist_idx == PMAP_REMOVE_CLEAN_LIST_SIZE) { 3782129198Scognet /* Nuke everything if needed. */ 3783129198Scognet pmap_idcache_wbinv_all(pm); 3784129198Scognet pmap_tlb_flushID(pm); 3785129198Scognet 3786129198Scognet /* 3787129198Scognet * Roll back the previous PTE list, 3788129198Scognet * and zero out the current PTE. 3789129198Scognet */ 3790129198Scognet for (cnt = 0; 3791129198Scognet cnt < PMAP_REMOVE_CLEAN_LIST_SIZE; cnt++) { 3792129198Scognet *cleanlist[cnt].pte = 0; 3793129198Scognet } 3794129198Scognet *ptep = 0; 3795129198Scognet PTE_SYNC(ptep); 3796129198Scognet cleanlist_idx++; 3797129198Scognet } else { 3798129198Scognet *ptep = 0; 3799129198Scognet PTE_SYNC(ptep); 3800129198Scognet if (is_exec) 3801129198Scognet pmap_tlb_flushID_SE(pm, sva); 3802129198Scognet else 3803129198Scognet if (is_refd) 3804129198Scognet pmap_tlb_flushD_SE(pm, sva); 3805129198Scognet } 3806129198Scognet 3807129198Scognet sva += PAGE_SIZE; 3808129198Scognet ptep++; 3809129198Scognet mappings++; 3810129198Scognet } 3811129198Scognet 3812129198Scognet /* 3813129198Scognet * Deal with any left overs 3814129198Scognet */ 3815129198Scognet if (cleanlist_idx <= PMAP_REMOVE_CLEAN_LIST_SIZE) { 3816129198Scognet total += cleanlist_idx; 3817129198Scognet for (cnt = 0; cnt < cleanlist_idx; cnt++) { 3818129198Scognet if (pm->pm_cstate.cs_all != 0) { 3819129198Scognet vm_offset_t clva = 3820129198Scognet cleanlist[cnt].va & ~1; 3821129198Scognet if (cleanlist[cnt].va & 1) { 3822129198Scognet pmap_idcache_wbinv_range(pm, 3823129198Scognet clva, PAGE_SIZE); 3824129198Scognet pmap_tlb_flushID_SE(pm, clva); 3825129198Scognet } else { 3826129198Scognet pmap_dcache_wb_range(pm, 3827129198Scognet clva, PAGE_SIZE, TRUE, 3828129198Scognet FALSE); 3829129198Scognet pmap_tlb_flushD_SE(pm, clva); 3830129198Scognet } 3831129198Scognet } 3832129198Scognet *cleanlist[cnt].pte = 0; 3833129198Scognet PTE_SYNC_CURRENT(pm, cleanlist[cnt].pte); 3834129198Scognet } 3835129198Scognet 3836129198Scognet /* 3837129198Scognet * If it looks like we're removing a whole bunch 3838129198Scognet * of mappings, it's faster to just write-back 3839129198Scognet * the whole cache now and defer TLB flushes until 3840129198Scognet * pmap_update() is called. 3841129198Scognet */ 3842129198Scognet if (total <= PMAP_REMOVE_CLEAN_LIST_SIZE) 3843129198Scognet cleanlist_idx = 0; 3844129198Scognet else { 3845129198Scognet cleanlist_idx = PMAP_REMOVE_CLEAN_LIST_SIZE + 1; 3846129198Scognet pmap_idcache_wbinv_all(pm); 3847129198Scognet } 3848129198Scognet } 3849129198Scognet 3850129198Scognet pmap_free_l2_bucket(pm, l2b, mappings); 3851129198Scognet } 3852129198Scognet 3853129198Scognet#if 0 3854129198Scognet pmap_release_pmap_lock(pm); 3855129198Scognet PMAP_MAP_TO_HEAD_UNLOCK(); 3856129198Scognet#endif 3857129198Scognet} 3858129198Scognet 3859129198Scognet 3860129198Scognet 3861129198Scognetstatic PMAP_INLINE int 3862129198Scognetpmap_unwire_pte_hold(pmap_t pmap, vm_page_t m) 3863129198Scognet{ 3864129198Scognet return 0; 3865129198Scognet} 3866129198Scognet 3867129198Scognet 3868129198Scognet/* 3869129198Scognet * pmap_zero_page() 3870129198Scognet * 3871129198Scognet * Zero a given physical page by mapping it at a page hook point. 3872129198Scognet * In doing the zero page op, the page we zero is mapped cachable, as with 3873129198Scognet * StrongARM accesses to non-cached pages are non-burst making writing 3874129198Scognet * _any_ bulk data very slow. 3875129198Scognet */ 3876129198Scognet#if (ARM_MMU_GENERIC + ARM_MMU_SA1) != 0 3877129198Scognetvoid 3878129198Scognetpmap_zero_page_generic(vm_paddr_t phys, int off, int size) 3879129198Scognet{ 3880129198Scognet#ifdef DEBUG 3881129198Scognet struct vm_page *pg = PHYS_TO_VM_PAGE(phys); 3882129198Scognet 3883129198Scognet if (pg->md.pvh_list != NULL) 3884129198Scognet panic("pmap_zero_page: page has mappings"); 3885129198Scognet#endif 3886129198Scognet 3887129198Scognet 3888129198Scognet /* 3889129198Scognet * Hook in the page, zero it, and purge the cache for that 3890129198Scognet * zeroed page. Invalidate the TLB as needed. 3891129198Scognet */ 3892129198Scognet *cdst_pte = L2_S_PROTO | phys | 3893129198Scognet L2_S_PROT(PTE_KERNEL, VM_PROT_WRITE) | pte_l2_s_cache_mode; 3894129198Scognet PTE_SYNC(cdst_pte); 3895129198Scognet cpu_tlb_flushD_SE(cdstp); 3896129198Scognet cpu_cpwait(); 3897129198Scognet if (off || size) 3898129198Scognet bzero((void *)(cdstp + off), size); 3899129198Scognet else 3900129198Scognet bzero_page(cdstp); 3901129198Scognet cpu_dcache_wbinv_range(cdstp, PAGE_SIZE); 3902129198Scognet} 3903129198Scognet#endif /* (ARM_MMU_GENERIC + ARM_MMU_SA1) != 0 */ 3904129198Scognet 3905129198Scognet#if ARM_MMU_XSCALE == 1 3906129198Scognetvoid 3907129198Scognetpmap_zero_page_xscale(vm_paddr_t phys, int off, int size) 3908129198Scognet{ 3909129198Scognet#ifdef DEBUG 3910129198Scognet struct vm_page *pg = PHYS_TO_VM_PAGE(phys); 3911129198Scognet 3912129198Scognet if (pg->md.pvh_list != NULL) 3913129198Scognet panic("pmap_zero_page: page has mappings"); 3914129198Scognet#endif 3915129198Scognet 3916129198Scognet 3917129198Scognet /* 3918129198Scognet * Hook in the page, zero it, and purge the cache for that 3919129198Scognet * zeroed page. Invalidate the TLB as needed. 3920129198Scognet */ 3921129198Scognet *cdst_pte = L2_S_PROTO | phys | 3922129198Scognet L2_S_PROT(PTE_KERNEL, VM_PROT_WRITE) | 3923129198Scognet L2_C | L2_XSCALE_T_TEX(TEX_XSCALE_X); /* mini-data */ 3924129198Scognet PTE_SYNC(cdst_pte); 3925129198Scognet cpu_tlb_flushD_SE(cdstp); 3926129198Scognet cpu_cpwait(); 3927129198Scognet if (off || size) 3928129198Scognet bzero((void *)(cdstp + off), size); 3929129198Scognet else 3930129198Scognet bzero_page(cdstp); 3931129198Scognet xscale_cache_clean_minidata(); 3932129198Scognet} 3933129198Scognet 3934129198Scognet/* 3935129198Scognet * Change the PTEs for the specified kernel mappings such that they 3936129198Scognet * will use the mini data cache instead of the main data cache. 3937129198Scognet */ 3938129198Scognetvoid 3939129198Scognetpmap_uarea(vm_offset_t va) 3940129198Scognet{ 3941129198Scognet struct l2_bucket *l2b; 3942129198Scognet pt_entry_t *ptep, *sptep, pte; 3943129198Scognet vm_offset_t next_bucket, eva; 3944129198Scognet 3945129198Scognet#if (ARM_NMMUS > 1) 3946129198Scognet if (xscale_use_minidata == 0) 3947129198Scognet return; 3948129198Scognet#endif 3949129198Scognet 3950129198Scognet eva = va + USPACE; 3951129198Scognet 3952129198Scognet while (va < eva) { 3953129198Scognet next_bucket = L2_NEXT_BUCKET(va); 3954129198Scognet if (next_bucket > eva) 3955129198Scognet next_bucket = eva; 3956129198Scognet 3957129198Scognet l2b = pmap_get_l2_bucket(pmap_kernel(), va); 3958129198Scognet 3959129198Scognet sptep = ptep = &l2b->l2b_kva[l2pte_index(va)]; 3960129198Scognet 3961129198Scognet while (va < next_bucket) { 3962129198Scognet pte = *ptep; 3963129198Scognet if (!l2pte_minidata(pte)) { 3964129198Scognet cpu_dcache_wbinv_range(va, PAGE_SIZE); 3965129198Scognet cpu_tlb_flushD_SE(va); 3966129198Scognet *ptep = pte & ~L2_B; 3967129198Scognet } 3968129198Scognet ptep++; 3969129198Scognet va += PAGE_SIZE; 3970129198Scognet } 3971129198Scognet PTE_SYNC_RANGE(sptep, (u_int)(ptep - sptep)); 3972129198Scognet } 3973129198Scognet cpu_cpwait(); 3974129198Scognet} 3975129198Scognet#endif /* ARM_MMU_XSCALE == 1 */ 3976129198Scognet 3977129198Scognet/* 3978129198Scognet * pmap_zero_page zeros the specified hardware page by mapping 3979129198Scognet * the page into KVM and using bzero to clear its contents. 3980129198Scognet */ 3981129198Scognetvoid 3982129198Scognetpmap_zero_page(vm_page_t m) 3983129198Scognet{ 3984129198Scognet pmap_zero_page_func(VM_PAGE_TO_PHYS(m), 0, 0); 3985129198Scognet} 3986129198Scognet 3987129198Scognet 3988129198Scognet/* 3989129198Scognet * pmap_zero_page_area zeros the specified hardware page by mapping 3990129198Scognet * the page into KVM and using bzero to clear its contents. 3991129198Scognet * 3992129198Scognet * off and size may not cover an area beyond a single hardware page. 3993129198Scognet */ 3994129198Scognetvoid 3995129198Scognetpmap_zero_page_area(vm_page_t m, int off, int size) 3996129198Scognet{ 3997129198Scognet 3998129198Scognet pmap_zero_page_func(VM_PAGE_TO_PHYS(m), off, size); 3999129198Scognet} 4000129198Scognet 4001129198Scognet 4002129198Scognet/* 4003129198Scognet * pmap_zero_page_idle zeros the specified hardware page by mapping 4004129198Scognet * the page into KVM and using bzero to clear its contents. This 4005129198Scognet * is intended to be called from the vm_pagezero process only and 4006129198Scognet * outside of Giant. 4007129198Scognet */ 4008129198Scognetvoid 4009129198Scognetpmap_zero_page_idle(vm_page_t m) 4010129198Scognet{ 4011129198Scognet unsigned int i; 4012129198Scognet int *ptr; 4013129198Scognet vm_paddr_t phys = VM_PAGE_TO_PHYS(m); 4014129198Scognet 4015129198Scognet pmap_zero_page(m); 4016129198Scognet return; 4017129198Scognet *cdst_pte = L2_S_PROTO | phys | 4018129198Scognet L2_S_PROT(PTE_KERNEL, VM_PROT_WRITE) | pte_l2_s_cache_mode; 4019129198Scognet PTE_SYNC(cdst_pte); 4020129198Scognet cpu_tlb_flushD_SE(cdstp); 4021129198Scognet cpu_cpwait(); 4022129198Scognet 4023129198Scognet for (i = 0, ptr = (int *)cdstp; 4024129198Scognet i < (PAGE_SIZE / sizeof(int)); i++) { 4025129198Scognet *ptr = 0; 4026129198Scognet } 4027129198Scognet cpu_dcache_wbinv_range(cdstp, PAGE_SIZE); 4028129198Scognet} 4029129198Scognet 4030129198Scognet/* 4031129198Scognet * pmap_clean_page() 4032129198Scognet * 4033129198Scognet * This is a local function used to work out the best strategy to clean 4034129198Scognet * a single page referenced by its entry in the PV table. It's used by 4035129198Scognet * pmap_copy_page, pmap_zero page and maybe some others later on. 4036129198Scognet * 4037129198Scognet * Its policy is effectively: 4038129198Scognet * o If there are no mappings, we don't bother doing anything with the cache. 4039129198Scognet * o If there is one mapping, we clean just that page. 4040129198Scognet * o If there are multiple mappings, we clean the entire cache. 4041129198Scognet * 4042129198Scognet * So that some functions can be further optimised, it returns 0 if it didn't 4043129198Scognet * clean the entire cache, or 1 if it did. 4044129198Scognet * 4045129198Scognet * XXX One bug in this routine is that if the pv_entry has a single page 4046129198Scognet * mapped at 0x00000000 a whole cache clean will be performed rather than 4047129198Scognet * just the 1 page. Since this should not occur in everyday use and if it does 4048129198Scognet * it will just result in not the most efficient clean for the page. 4049129198Scognet */ 4050129198Scognetstatic int 4051129198Scognetpmap_clean_page(struct pv_entry *pv, boolean_t is_src) 4052129198Scognet{ 4053129198Scognet pmap_t pm, pm_to_clean = NULL; 4054129198Scognet struct pv_entry *npv; 4055129198Scognet u_int cache_needs_cleaning = 0; 4056129198Scognet u_int flags = 0; 4057129198Scognet vm_offset_t page_to_clean = 0; 4058129198Scognet 4059129198Scognet if (pv == NULL) { 4060129198Scognet /* nothing mapped in so nothing to flush */ 4061129198Scognet return (0); 4062129198Scognet } 4063129198Scognet 4064129198Scognet /* 4065129198Scognet * Since we flush the cache each time we change to a different 4066129198Scognet * user vmspace, we only need to flush the page if it is in the 4067129198Scognet * current pmap. 4068129198Scognet */ 4069129198Scognet if (curproc) 4070129198Scognet pm = curproc->p_vmspace->vm_map.pmap; 4071129198Scognet else 4072129198Scognet pm = pmap_kernel(); 4073129198Scognet 4074129198Scognet for (npv = pv; npv; npv = TAILQ_NEXT(npv, pv_list)) { 4075129198Scognet if (npv->pv_pmap == pmap_kernel() || npv->pv_pmap == pm) { 4076129198Scognet flags |= npv->pv_flags; 4077129198Scognet /* 4078129198Scognet * The page is mapped non-cacheable in 4079129198Scognet * this map. No need to flush the cache. 4080129198Scognet */ 4081129198Scognet if (npv->pv_flags & PVF_NC) { 4082129198Scognet#ifdef DIAGNOSTIC 4083129198Scognet if (cache_needs_cleaning) 4084129198Scognet panic("pmap_clean_page: " 4085129198Scognet "cache inconsistency"); 4086129198Scognet#endif 4087129198Scognet break; 4088129198Scognet } else if (is_src && (npv->pv_flags & PVF_WRITE) == 0) 4089129198Scognet continue; 4090129198Scognet if (cache_needs_cleaning) { 4091129198Scognet page_to_clean = 0; 4092129198Scognet break; 4093129198Scognet } else { 4094129198Scognet page_to_clean = npv->pv_va; 4095129198Scognet pm_to_clean = npv->pv_pmap; 4096129198Scognet } 4097129198Scognet cache_needs_cleaning = 1; 4098129198Scognet } 4099129198Scognet } 4100129198Scognet if (page_to_clean) { 4101129198Scognet if (PV_BEEN_EXECD(flags)) 4102129198Scognet pmap_idcache_wbinv_range(pm_to_clean, page_to_clean, 4103129198Scognet PAGE_SIZE); 4104129198Scognet else 4105129198Scognet pmap_dcache_wb_range(pm_to_clean, page_to_clean, 4106129198Scognet PAGE_SIZE, !is_src, (flags & PVF_WRITE) == 0); 4107129198Scognet } else if (cache_needs_cleaning) { 4108129198Scognet if (PV_BEEN_EXECD(flags)) 4109129198Scognet pmap_idcache_wbinv_all(pm); 4110129198Scognet else 4111129198Scognet pmap_dcache_wbinv_all(pm); 4112129198Scognet return (1); 4113129198Scognet } 4114129198Scognet return (0); 4115129198Scognet} 4116129198Scognet 4117129198Scognet/* 4118129198Scognet * pmap_copy_page copies the specified (machine independent) 4119129198Scognet * page by mapping the page into virtual memory and using 4120129198Scognet * bcopy to copy the page, one machine dependent page at a 4121129198Scognet * time. 4122129198Scognet */ 4123129198Scognet 4124129198Scognet/* 4125129198Scognet * pmap_copy_page() 4126129198Scognet * 4127129198Scognet * Copy one physical page into another, by mapping the pages into 4128129198Scognet * hook points. The same comment regarding cachability as in 4129129198Scognet * pmap_zero_page also applies here. 4130129198Scognet */ 4131129198Scognet#if (ARM_MMU_GENERIC + ARM_MMU_SA1) != 0 4132129198Scognetvoid 4133129198Scognetpmap_copy_page_generic(vm_paddr_t src, vm_paddr_t dst) 4134129198Scognet{ 4135129198Scognet struct vm_page *src_pg = PHYS_TO_VM_PAGE(src); 4136129198Scognet#ifdef DEBUG 4137129198Scognet struct vm_page *dst_pg = PHYS_TO_VM_PAGE(dst); 4138129198Scognet 4139129198Scognet if (dst_pg->md.pvh_list != NULL) 4140129198Scognet panic("pmap_copy_page: dst page has mappings"); 4141129198Scognet#endif 4142129198Scognet 4143129198Scognet 4144129198Scognet /* 4145129198Scognet * Clean the source page. Hold the source page's lock for 4146129198Scognet * the duration of the copy so that no other mappings can 4147129198Scognet * be created while we have a potentially aliased mapping. 4148129198Scognet */ 4149129198Scognet#if 0 4150129198Scognet mtx_lock(&src_pg->md.pvh_mtx); 4151129198Scognet#endif 4152129198Scognet (void) pmap_clean_page(TAILQ_FIRST(&src_pg->md.pv_list), TRUE); 4153129198Scognet 4154129198Scognet /* 4155129198Scognet * Map the pages into the page hook points, copy them, and purge 4156129198Scognet * the cache for the appropriate page. Invalidate the TLB 4157129198Scognet * as required. 4158129198Scognet */ 4159129198Scognet *csrc_pte = L2_S_PROTO | src | 4160129198Scognet L2_S_PROT(PTE_KERNEL, VM_PROT_READ) | pte_l2_s_cache_mode; 4161129198Scognet PTE_SYNC(csrc_pte); 4162129198Scognet *cdst_pte = L2_S_PROTO | dst | 4163129198Scognet L2_S_PROT(PTE_KERNEL, VM_PROT_WRITE) | pte_l2_s_cache_mode; 4164129198Scognet PTE_SYNC(cdst_pte); 4165129198Scognet cpu_tlb_flushD_SE(csrcp); 4166129198Scognet cpu_tlb_flushD_SE(cdstp); 4167129198Scognet cpu_cpwait(); 4168129198Scognet bcopy_page(csrcp, cdstp); 4169129198Scognet cpu_dcache_inv_range(csrcp, PAGE_SIZE); 4170129198Scognet#if 0 4171129198Scognet mtx_lock(&src_pg->md.pvh_mtx); 4172129198Scognet#endif 4173129198Scognet cpu_dcache_wbinv_range(cdstp, PAGE_SIZE); 4174129198Scognet} 4175129198Scognet#endif /* (ARM_MMU_GENERIC + ARM_MMU_SA1) != 0 */ 4176129198Scognet 4177129198Scognet#if ARM_MMU_XSCALE == 1 4178129198Scognetvoid 4179129198Scognetpmap_copy_page_xscale(vm_paddr_t src, vm_paddr_t dst) 4180129198Scognet{ 4181129198Scognet struct vm_page *src_pg = PHYS_TO_VM_PAGE(src); 4182129198Scognet#ifdef DEBUG 4183129198Scognet struct vm_page *dst_pg = PHYS_TO_VM_PAGE(dst); 4184129198Scognet 4185129198Scognet if (dst_pg->md.pvh_list != NULL) 4186129198Scognet panic("pmap_copy_page: dst page has mappings"); 4187129198Scognet#endif 4188129198Scognet 4189129198Scognet 4190129198Scognet /* 4191129198Scognet * Clean the source page. Hold the source page's lock for 4192129198Scognet * the duration of the copy so that no other mappings can 4193129198Scognet * be created while we have a potentially aliased mapping. 4194129198Scognet */ 4195130745Scognet (void) pmap_clean_page(TAILQ_FIRST(&src_pg->md.pv_list), TRUE); 4196129198Scognet 4197129198Scognet /* 4198129198Scognet * Map the pages into the page hook points, copy them, and purge 4199129198Scognet * the cache for the appropriate page. Invalidate the TLB 4200129198Scognet * as required. 4201129198Scognet */ 4202129198Scognet *csrc_pte = L2_S_PROTO | src | 4203129198Scognet L2_S_PROT(PTE_KERNEL, VM_PROT_READ) | 4204129198Scognet L2_C | L2_XSCALE_T_TEX(TEX_XSCALE_X); /* mini-data */ 4205129198Scognet PTE_SYNC(csrc_pte); 4206129198Scognet *cdst_pte = L2_S_PROTO | dst | 4207129198Scognet L2_S_PROT(PTE_KERNEL, VM_PROT_WRITE) | 4208129198Scognet L2_C | L2_XSCALE_T_TEX(TEX_XSCALE_X); /* mini-data */ 4209129198Scognet PTE_SYNC(cdst_pte); 4210129198Scognet cpu_tlb_flushD_SE(csrcp); 4211129198Scognet cpu_tlb_flushD_SE(cdstp); 4212129198Scognet cpu_cpwait(); 4213129198Scognet bcopy_page(csrcp, cdstp); 4214129198Scognet xscale_cache_clean_minidata(); 4215129198Scognet} 4216129198Scognet#endif /* ARM_MMU_XSCALE == 1 */ 4217129198Scognet 4218129198Scognetvoid 4219129198Scognetpmap_copy_page(vm_page_t src, vm_page_t dst) 4220129198Scognet{ 4221129198Scognet pmap_copy_page_func(VM_PAGE_TO_PHYS(src), VM_PAGE_TO_PHYS(dst)); 4222129198Scognet} 4223129198Scognet 4224129198Scognet 4225129198Scognet 4226129198Scognet 4227129198Scognet/* 4228129198Scognet * this routine returns true if a physical page resides 4229129198Scognet * in the given pmap. 4230129198Scognet */ 4231129198Scognetboolean_t 4232129198Scognetpmap_page_exists_quick(pmap_t pmap, vm_page_t m) 4233129198Scognet{ 4234129198Scognet pv_entry_t pv; 4235129198Scognet int loops = 0; 4236129198Scognet int s; 4237129198Scognet 4238129198Scognet if (!pmap_initialized || (m->flags & PG_FICTITIOUS)) 4239129198Scognet return (FALSE); 4240129198Scognet 4241129198Scognet s = splvm(); 4242129198Scognet 4243129198Scognet /* 4244129198Scognet * Not found, check current mappings returning immediately 4245129198Scognet */ 4246129198Scognet for (pv = TAILQ_FIRST(&m->md.pv_list); 4247129198Scognet pv; 4248129198Scognet pv = TAILQ_NEXT(pv, pv_list)) { 4249129198Scognet if (pv->pv_pmap == pmap) { 4250129198Scognet splx(s); 4251129198Scognet return (TRUE); 4252129198Scognet } 4253129198Scognet loops++; 4254129198Scognet if (loops >= 16) 4255129198Scognet break; 4256129198Scognet } 4257129198Scognet splx(s); 4258129198Scognet return (FALSE); 4259129198Scognet} 4260129198Scognet 4261129198Scognet 4262129198Scognet/* 4263129198Scognet * pmap_ts_referenced: 4264129198Scognet * 4265129198Scognet * Return the count of reference bits for a page, clearing all of them. 4266129198Scognet */ 4267129198Scognetint 4268129198Scognetpmap_ts_referenced(vm_page_t m) 4269129198Scognet{ 4270129198Scognet printf("pmap_ts_referenced()\n"); 4271129198Scognet 4272129198Scognet return (0); 4273129198Scognet} 4274129198Scognet 4275129198Scognet 4276129198Scognet/* 4277129198Scognet * pmap_is_modified: 4278129198Scognet * 4279129198Scognet * Return whether or not the specified physical page was modified 4280129198Scognet * in any physical maps. 4281129198Scognet */ 4282129198Scognetboolean_t 4283129198Scognetpmap_is_modified(vm_page_t m) 4284129198Scognet{ 4285129198Scognet printf("pmap_is_modified()\n"); 4286129198Scognet 4287129198Scognet return(FALSE); 4288129198Scognet} 4289129198Scognet 4290129198Scognet 4291129198Scognet/* 4292129198Scognet * Clear the modify bits on the specified physical page. 4293129198Scognet */ 4294129198Scognetvoid 4295129198Scognetpmap_clear_modify(vm_page_t m) 4296129198Scognet{ 4297129198Scognet 4298129198Scognet if (m->md.pvh_attrs & PVF_MOD) 4299129198Scognet pmap_clearbit(m, PVF_MOD); 4300129198Scognet} 4301129198Scognet 4302129198Scognet 4303129198Scognet/* 4304129198Scognet * pmap_clear_reference: 4305129198Scognet * 4306129198Scognet * Clear the reference bit on the specified physical page. 4307129198Scognet */ 4308129198Scognetvoid 4309129198Scognetpmap_clear_reference(vm_page_t m) 4310129198Scognet{ 4311129198Scognet 4312129198Scognet if (m->md.pvh_attrs & PVF_REF) 4313129198Scognet pmap_clearbit(m, PVF_REF); 4314129198Scognet} 4315129198Scognet 4316129198Scognet 4317129198Scognet/* 4318129198Scognet * perform the pmap work for mincore 4319129198Scognet */ 4320129198Scognetint 4321129198Scognetpmap_mincore(pmap_t pmap, vm_offset_t addr) 4322129198Scognet{ 4323129198Scognet printf("pmap_mincore()\n"); 4324129198Scognet 4325129198Scognet return (0); 4326129198Scognet} 4327129198Scognet 4328129198Scognet 4329129198Scognetvm_offset_t 4330129198Scognetpmap_addr_hint(vm_object_t obj, vm_offset_t addr, vm_size_t size) 4331129198Scognet{ 4332129198Scognet 4333129198Scognet return(addr); 4334129198Scognet} 4335129198Scognet 4336129198Scognet 4337129198Scognetstatic void 4338129198Scognetarm_protection_init(void) 4339129198Scognet{ 4340129198Scognet int *kp, prot; 4341129198Scognet 4342129198Scognet kp = protection_codes; 4343129198Scognet for (prot = 0; prot < 8; prot++) { 4344129198Scognet switch (prot) { 4345129198Scognet case VM_PROT_NONE | VM_PROT_NONE | VM_PROT_NONE: 4346129198Scognet *kp++ = 0; 4347129198Scognet break; 4348129198Scognet case VM_PROT_READ | VM_PROT_NONE | VM_PROT_NONE: 4349129198Scognet case VM_PROT_READ | VM_PROT_NONE | VM_PROT_EXECUTE: 4350129198Scognet case VM_PROT_NONE | VM_PROT_NONE | VM_PROT_EXECUTE: 4351129198Scognet case VM_PROT_NONE | VM_PROT_WRITE | VM_PROT_NONE: 4352129198Scognet case VM_PROT_NONE | VM_PROT_WRITE | VM_PROT_EXECUTE: 4353129198Scognet case VM_PROT_READ | VM_PROT_WRITE | VM_PROT_NONE: 4354129198Scognet case VM_PROT_READ | VM_PROT_WRITE | VM_PROT_EXECUTE: 4355129198Scognet *kp++ = PT_AP(AP_KRW); 4356129198Scognet } 4357129198Scognet } 4358129198Scognet} 4359129198Scognet 4360129198Scognet 4361129198Scognet/* 4362129198Scognet * Map a set of physical memory pages into the kernel virtual 4363129198Scognet * address space. Return a pointer to where it is mapped. This 4364129198Scognet * routine is intended to be used for mapping device memory, 4365129198Scognet * NOT real memory. 4366129198Scognet */ 4367129198Scognetvoid * 4368129198Scognetpmap_mapdev(vm_offset_t pa, vm_size_t size) 4369129198Scognet{ 4370129198Scognet vm_offset_t va, tmpva, offset; 4371129198Scognet pt_entry_t *pte; 4372129198Scognet 4373129198Scognet /* XXX: pmap_mapdev is wrong. */ 4374129198Scognet offset = pa & PAGE_MASK; 4375129198Scognet size = roundup(offset + size, PAGE_SIZE); 4376129198Scognet 4377129198Scognet GIANT_REQUIRED; 4378129198Scognet 4379132560Salc va = kmem_alloc_nofault(kernel_map, size); 4380129198Scognet if (!va) 4381129198Scognet panic("pmap_mapdev: Couldn't alloc kernel virtual memory"); 4382129198Scognet 4383129198Scognet pa = pa & PG_FRAME; 4384129198Scognet for (tmpva = va; size > 0;) { 4385129198Scognet pte = vtopte((vm_offset_t)vtopte(tmpva)); 4386129198Scognet *pte = L2_PTE(pa, AP_KRW); 4387129198Scognet size -= PAGE_SIZE; 4388129198Scognet tmpva += PAGE_SIZE; 4389129198Scognet pa += PAGE_SIZE; 4390129198Scognet } 4391129198Scognet pmap_invalidate_tlb_all(kernel_pmap); 4392129198Scognet 4393129198Scognet return ((void *)(va + offset)); 4394129198Scognet} 4395129198Scognet 4396129198Scognet#define BOOTSTRAP_DEBUG 4397129198Scognet 4398129198Scognet/* 4399129198Scognet * pmap_map_section: 4400129198Scognet * 4401129198Scognet * Create a single section mapping. 4402129198Scognet */ 4403129198Scognetvoid 4404129198Scognetpmap_map_section(vm_offset_t l1pt, vm_offset_t va, vm_offset_t pa, 4405129198Scognet int prot, int cache) 4406129198Scognet{ 4407129198Scognet pd_entry_t *pde = (pd_entry_t *) l1pt; 4408129198Scognet pd_entry_t fl; 4409129198Scognet 4410129198Scognet KASSERT(((va | pa) & L1_S_OFFSET) == 0, ("ouin2")); 4411129198Scognet 4412129198Scognet switch (cache) { 4413129198Scognet case PTE_NOCACHE: 4414129198Scognet default: 4415129198Scognet fl = 0; 4416129198Scognet break; 4417129198Scognet 4418129198Scognet case PTE_CACHE: 4419129198Scognet fl = pte_l1_s_cache_mode; 4420129198Scognet break; 4421129198Scognet 4422129198Scognet case PTE_PAGETABLE: 4423129198Scognet fl = pte_l1_s_cache_mode_pt; 4424129198Scognet break; 4425129198Scognet } 4426129198Scognet 4427129198Scognet pde[va >> L1_S_SHIFT] = L1_S_PROTO | pa | 4428129198Scognet L1_S_PROT(PTE_KERNEL, prot) | fl | L1_S_DOM(PMAP_DOMAIN_KERNEL); 4429129198Scognet PTE_SYNC(&pde[va >> L1_S_SHIFT]); 4430129198Scognet 4431129198Scognet} 4432129198Scognet 4433129198Scognet/* 4434129198Scognet * pmap_link_l2pt: 4435129198Scognet * 4436129198Scognet * Link the L2 page table specified by "pa" into the L1 4437129198Scognet * page table at the slot for "va". 4438129198Scognet */ 4439129198Scognetvoid 4440129198Scognetpmap_link_l2pt(vm_offset_t l1pt, vm_offset_t va, struct pv_addr *l2pv) 4441129198Scognet{ 4442129198Scognet pd_entry_t *pde = (pd_entry_t *) l1pt, proto; 4443129198Scognet u_int slot = va >> L1_S_SHIFT; 4444129198Scognet 4445129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 4446129198Scognet KASSERT((va & ((L1_S_SIZE * 4) - 1)) == 0, ("blah")); 4447129198Scognet KASSERT((l2pv->pv_pa & PAGE_MASK) == 0, ("ouin")); 4448129198Scognet#endif 4449129198Scognet 4450129198Scognet proto = L1_S_DOM(PMAP_DOMAIN_KERNEL) | L1_C_PROTO; 4451129198Scognet 4452129198Scognet pde[slot + 0] = proto | (l2pv->pv_pa + 0x000); 4453129198Scognet#ifdef ARM32_NEW_VM_LAYOUT 4454129198Scognet PTE_SYNC(&pde[slot]); 4455129198Scognet#else 4456129198Scognet pde[slot + 1] = proto | (l2pv->pv_pa + 0x400); 4457129198Scognet pde[slot + 2] = proto | (l2pv->pv_pa + 0x800); 4458129198Scognet pde[slot + 3] = proto | (l2pv->pv_pa + 0xc00); 4459129198Scognet PTE_SYNC_RANGE(&pde[slot + 0], 4); 4460129198Scognet#endif 4461129198Scognet 4462129198Scognet SLIST_INSERT_HEAD(&kernel_pt_list, l2pv, pv_list); 4463129198Scognet 4464129198Scognet 4465129198Scognet} 4466129198Scognet 4467129198Scognet/* 4468129198Scognet * pmap_map_entry 4469129198Scognet * 4470129198Scognet * Create a single page mapping. 4471129198Scognet */ 4472129198Scognetvoid 4473129198Scognetpmap_map_entry(vm_offset_t l1pt, vm_offset_t va, vm_offset_t pa, int prot, 4474129198Scognet int cache) 4475129198Scognet{ 4476129198Scognet pd_entry_t *pde = (pd_entry_t *) l1pt; 4477129198Scognet pt_entry_t fl; 4478129198Scognet pt_entry_t *pte; 4479129198Scognet 4480129198Scognet KASSERT(((va | pa) & PAGE_MASK) == 0, ("ouin")); 4481129198Scognet 4482129198Scognet switch (cache) { 4483129198Scognet case PTE_NOCACHE: 4484129198Scognet default: 4485129198Scognet fl = 0; 4486129198Scognet break; 4487129198Scognet 4488129198Scognet case PTE_CACHE: 4489129198Scognet fl = pte_l2_s_cache_mode; 4490129198Scognet break; 4491129198Scognet 4492129198Scognet case PTE_PAGETABLE: 4493129198Scognet fl = pte_l2_s_cache_mode_pt; 4494129198Scognet break; 4495129198Scognet } 4496129198Scognet 4497129198Scognet if ((pde[va >> L1_S_SHIFT] & L1_TYPE_MASK) != L1_TYPE_C) 4498129198Scognet panic("pmap_map_entry: no L2 table for VA 0x%08x", va); 4499129198Scognet 4500129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 4501129198Scognet pte = (pt_entry_t *) 4502129198Scognet kernel_pt_lookup(pde[va >> L1_S_SHIFT] & L2_S_FRAME); 4503129198Scognet#else 4504129198Scognet pte = (pt_entry_t *) kernel_pt_lookup(pde[L1_IDX(va)] & L1_C_ADDR_MASK); 4505129198Scognet#endif 4506129198Scognet 4507129198Scognet if (pte == NULL) 4508129198Scognet panic("pmap_map_entry: can't find L2 table for VA 0x%08x", va); 4509129198Scognet 4510129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 4511129198Scognet pte[(va >> PAGE_SHIFT) & 0x3ff] = 4512129198Scognet L2_S_PROTO | pa | L2_S_PROT(PTE_KERNEL, prot) | fl; 4513129198Scognet PTE_SYNC(&pte[(va >> PAGE_SHIFT) & 0x3ff]); 4514129198Scognet#else 4515129198Scognet pte[l2pte_index(va)] = 4516129198Scognet L2_S_PROTO | pa | L2_S_PROT(PTE_KERNEL, prot) | fl; 4517129198Scognet PTE_SYNC(&pte[l2pte_index(va)]); 4518129198Scognet#endif 4519129198Scognet} 4520129198Scognet 4521129198Scognet/* 4522129198Scognet * pmap_map_chunk: 4523129198Scognet * 4524129198Scognet * Map a chunk of memory using the most efficient mappings 4525129198Scognet * possible (section. large page, small page) into the 4526129198Scognet * provided L1 and L2 tables at the specified virtual address. 4527129198Scognet */ 4528129198Scognetvm_size_t 4529129198Scognetpmap_map_chunk(vm_offset_t l1pt, vm_offset_t va, vm_offset_t pa, 4530129198Scognet vm_size_t size, int prot, int cache) 4531129198Scognet{ 4532129198Scognet pd_entry_t *pde = (pd_entry_t *) l1pt; 4533129198Scognet pt_entry_t *pte, f1, f2s, f2l; 4534129198Scognet vm_size_t resid; 4535129198Scognet int i; 4536129198Scognet 4537129198Scognet resid = (size + (PAGE_SIZE - 1)) & ~(PAGE_SIZE - 1); 4538129198Scognet 4539129198Scognet if (l1pt == 0) 4540129198Scognet panic("pmap_map_chunk: no L1 table provided"); 4541129198Scognet 4542129198Scognet#ifdef VERBOSE_INIT_ARM 4543129198Scognet printf("pmap_map_chunk: pa=0x%lx va=0x%lx size=0x%lx resid=0x%lx " 4544129198Scognet "prot=0x%x cache=%d\n", pa, va, size, resid, prot, cache); 4545129198Scognet#endif 4546129198Scognet 4547129198Scognet switch (cache) { 4548129198Scognet case PTE_NOCACHE: 4549129198Scognet default: 4550129198Scognet f1 = 0; 4551129198Scognet f2l = 0; 4552129198Scognet f2s = 0; 4553129198Scognet break; 4554129198Scognet 4555129198Scognet case PTE_CACHE: 4556129198Scognet f1 = pte_l1_s_cache_mode; 4557129198Scognet f2l = pte_l2_l_cache_mode; 4558129198Scognet f2s = pte_l2_s_cache_mode; 4559129198Scognet break; 4560129198Scognet 4561129198Scognet case PTE_PAGETABLE: 4562129198Scognet f1 = pte_l1_s_cache_mode_pt; 4563129198Scognet f2l = pte_l2_l_cache_mode_pt; 4564129198Scognet f2s = pte_l2_s_cache_mode_pt; 4565129198Scognet break; 4566129198Scognet } 4567129198Scognet 4568129198Scognet size = resid; 4569129198Scognet 4570129198Scognet while (resid > 0) { 4571129198Scognet /* See if we can use a section mapping. */ 4572129198Scognet if (L1_S_MAPPABLE_P(va, pa, resid)) { 4573129198Scognet#ifdef VERBOSE_INIT_ARM 4574129198Scognet printf("S"); 4575129198Scognet#endif 4576129198Scognet pde[va >> L1_S_SHIFT] = L1_S_PROTO | pa | 4577129198Scognet L1_S_PROT(PTE_KERNEL, prot) | f1 | 4578129198Scognet L1_S_DOM(PMAP_DOMAIN_KERNEL); 4579129198Scognet PTE_SYNC(&pde[va >> L1_S_SHIFT]); 4580129198Scognet va += L1_S_SIZE; 4581129198Scognet pa += L1_S_SIZE; 4582129198Scognet resid -= L1_S_SIZE; 4583129198Scognet continue; 4584129198Scognet } 4585129198Scognet 4586129198Scognet /* 4587129198Scognet * Ok, we're going to use an L2 table. Make sure 4588129198Scognet * one is actually in the corresponding L1 slot 4589129198Scognet * for the current VA. 4590129198Scognet */ 4591129198Scognet if ((pde[va >> L1_S_SHIFT] & L1_TYPE_MASK) != L1_TYPE_C) 4592129198Scognet panic("pmap_map_chunk: no L2 table for VA 0x%08x", va); 4593129198Scognet 4594129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 4595129198Scognet pte = (pt_entry_t *) 4596129198Scognet kernel_pt_lookup(pde[va >> L1_S_SHIFT] & L2_S_FRAME); 4597129198Scognet#else 4598129198Scognet pte = (pt_entry_t *) kernel_pt_lookup( 4599129198Scognet pde[L1_IDX(va)] & L1_C_ADDR_MASK); 4600129198Scognet#endif 4601129198Scognet if (pte == NULL) 4602129198Scognet panic("pmap_map_chunk: can't find L2 table for VA" 4603129198Scognet "0x%08x", va); 4604129198Scognet 4605129198Scognet /* See if we can use a L2 large page mapping. */ 4606129198Scognet if (L2_L_MAPPABLE_P(va, pa, resid)) { 4607129198Scognet#ifdef VERBOSE_INIT_ARM 4608129198Scognet printf("L"); 4609129198Scognet#endif 4610129198Scognet for (i = 0; i < 16; i++) { 4611129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 4612129198Scognet pte[((va >> PAGE_SHIFT) & 0x3f0) + i] = 4613129198Scognet L2_L_PROTO | pa | 4614129198Scognet L2_L_PROT(PTE_KERNEL, prot) | f2l; 4615129198Scognet PTE_SYNC(&pte[((va >> PAGE_SHIFT) & 0x3f0) + i]); 4616129198Scognet#else 4617129198Scognet pte[l2pte_index(va) + i] = 4618129198Scognet L2_L_PROTO | pa | 4619129198Scognet L2_L_PROT(PTE_KERNEL, prot) | f2l; 4620129198Scognet PTE_SYNC(&pte[l2pte_index(va) + i]); 4621129198Scognet#endif 4622129198Scognet } 4623129198Scognet va += L2_L_SIZE; 4624129198Scognet pa += L2_L_SIZE; 4625129198Scognet resid -= L2_L_SIZE; 4626129198Scognet continue; 4627129198Scognet } 4628129198Scognet 4629129198Scognet /* Use a small page mapping. */ 4630129198Scognet#ifdef VERBOSE_INIT_ARM 4631129198Scognet printf("P"); 4632129198Scognet#endif 4633129198Scognet#ifndef ARM32_NEW_VM_LAYOUT 4634129198Scognet pte[(va >> PAGE_SHIFT) & 0x3ff] = 4635129198Scognet L2_S_PROTO | pa | L2_S_PROT(PTE_KERNEL, prot) | f2s; 4636129198Scognet PTE_SYNC(&pte[(va >> PAGE_SHIFT) & 0x3ff]); 4637129198Scognet#else 4638129198Scognet pte[l2pte_index(va)] = 4639129198Scognet L2_S_PROTO | pa | L2_S_PROT(PTE_KERNEL, prot) | f2s; 4640129198Scognet PTE_SYNC(&pte[l2pte_index(va)]); 4641129198Scognet#endif 4642129198Scognet va += PAGE_SIZE; 4643129198Scognet pa += PAGE_SIZE; 4644129198Scognet resid -= PAGE_SIZE; 4645129198Scognet } 4646129198Scognet#ifdef VERBOSE_INIT_ARM 4647129198Scognet printf("\n"); 4648129198Scognet#endif 4649129198Scognet return (size); 4650129198Scognet 4651129198Scognet} 4652129198Scognet 4653