1/*- 2 * Copyright (c) 2012 The FreeBSD Foundation 3 * All rights reserved. 4 * 5 * This software was developed by Oleksandr Rybalko under sponsorship 6 * from the FreeBSD Foundation. 7 * 8 * Redistribution and use in source and binary forms, with or without 9 * modification, are permitted provided that the following conditions 10 * are met: 11 * 1. Redistributions of source code must retain the above copyright 12 * notice, this list of conditions and the following disclaimer. 13 * 2. Redistributions in binary form must reproduce the above copyright 14 * notice, this list of conditions and the following disclaimer in the 15 * documentation and/or other materials provided with the distribution. 16 * 17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 27 * SUCH DAMAGE. 28 */ 29 30#include <sys/cdefs.h> 31__FBSDID("$FreeBSD$"); 32 33#include <sys/param.h> 34#include <sys/module.h> 35#include <sys/systm.h> 36#include <sys/kernel.h> 37#include <sys/ata.h> 38#include <sys/bus.h> 39#include <sys/endian.h> 40#include <sys/malloc.h> 41#include <sys/lock.h> 42#include <sys/mutex.h> 43#include <sys/sema.h> 44#include <sys/taskqueue.h> 45#include <vm/uma.h> 46#include <machine/stdarg.h> 47#include <machine/resource.h> 48#include <machine/bus.h> 49#include <sys/rman.h> 50#include <dev/pci/pcivar.h> 51#include <dev/pci/pcireg.h> 52#include <dev/ata/ata-all.h> 53#include <dev/ata/ata-pci.h> 54#include <ata_if.h> 55 56#include <dev/fdt/fdt_common.h> 57#include <dev/ofw/openfirm.h> 58#include <dev/ofw/ofw_bus.h> 59#include <dev/ofw/ofw_bus_subr.h> 60 61#include <machine/fdt.h> 62 63/* local prototypes */ 64static int imx_ata_ch_attach(device_t dev); 65static int imx_ata_setmode(device_t dev, int target, int mode); 66 67static int 68imx_ata_probe(device_t dev) 69{ 70 struct ata_pci_controller *ctrl; 71 72 if (!ofw_bus_is_compatible(dev, "fsl,imx51-ata")) 73 return (ENXIO); 74 75 ctrl = device_get_softc(dev); 76 77 device_set_desc(dev, "Freescale Integrated PATA Controller"); 78 return (BUS_PROBE_DEFAULT); 79} 80 81static void 82imx_ata_intr(void *data) 83{ 84 struct ata_pci_controller *ctrl = data; 85 86 bus_write_2(ctrl->r_res1, 0x28, bus_read_2(ctrl->r_res1, 0x28)); 87 ctrl->interrupt[0].function(ctrl->interrupt[0].argument); 88} 89 90static int 91imx_ata_attach(device_t dev) 92{ 93 struct ata_pci_controller *ctrl; 94 device_t child; 95 int unit; 96 97 ctrl = device_get_softc(dev); 98 /* do chipset specific setups only needed once */ 99 ctrl->legacy = ata_legacy(dev); 100 ctrl->channels = 1; 101 ctrl->ichannels = -1; 102 ctrl->ch_attach = ata_pci_ch_attach; 103 ctrl->ch_detach = ata_pci_ch_detach; 104 ctrl->dev = dev; 105 106 ctrl->r_type1 = SYS_RES_MEMORY; 107 ctrl->r_rid1 = 0; 108 ctrl->r_res1 = bus_alloc_resource_any(dev, ctrl->r_type1, 109 &ctrl->r_rid1, RF_ACTIVE); 110 111 if (ata_setup_interrupt(dev, imx_ata_intr)) { 112 device_printf(dev, "failed to setup interrupt\n"); 113 return ENXIO; 114 } 115 116 ctrl->channels = 1; 117 118 ctrl->ch_attach = imx_ata_ch_attach; 119 ctrl->setmode = imx_ata_setmode; 120 121 /* attach all channels on this controller */ 122 unit = 0; 123 child = device_add_child(dev, "ata", ((unit == 0) && ctrl->legacy) ? 124 unit : devclass_find_free_unit(ata_devclass, 2)); 125 if (child == NULL) 126 device_printf(dev, "failed to add ata child device\n"); 127 else 128 device_set_ivars(child, (void *)(intptr_t)unit); 129 130 bus_generic_attach(dev); 131 return 0; 132} 133 134static int 135imx_ata_ch_attach(device_t dev) 136{ 137 struct ata_pci_controller *ctrl; 138 struct ata_channel *ch; 139 int i; 140 141 ctrl = device_get_softc(device_get_parent(dev)); 142 ch = device_get_softc(dev); 143 for (i = ATA_DATA; i < ATA_MAX_RES; i++) 144 ch->r_io[i].res = ctrl->r_res1; 145 146 bus_write_2(ctrl->r_res1, 0x24, 0x80); 147 DELAY(100); 148 bus_write_2(ctrl->r_res1, 0x24, 0xc0); 149 DELAY(100); 150 151 152 /* Write TIME_OFF/ON/1/2W */ 153 bus_write_1(ctrl->r_res1, 0x00, 3); 154 bus_write_1(ctrl->r_res1, 0x01, 3); 155 bus_write_1(ctrl->r_res1, 0x02, (25 + 15) / 15); 156 bus_write_1(ctrl->r_res1, 0x03, (70 + 15) / 15); 157 158 /* Write TIME_2R/AX/RDX/4 */ 159 bus_write_1(ctrl->r_res1, 0x04, (70 + 15) / 15); 160 bus_write_1(ctrl->r_res1, 0x05, (50 + 15) / 15 + 2); 161 bus_write_1(ctrl->r_res1, 0x06, 1); 162 bus_write_1(ctrl->r_res1, 0x07, (10 + 15) / 15); 163 164 /* Write TIME_9 ; the rest of timing registers is irrelevant for PIO */ 165 bus_write_1(ctrl->r_res1, 0x08, (10 + 15) / 15); 166 167 bus_write_2(ctrl->r_res1, 0x24, 0xc1); 168 DELAY(30000); 169 170 /* setup ATA registers */ 171 ch->r_io[ATA_DATA ].offset = 0xa0; 172 ch->r_io[ATA_FEATURE].offset = 0xa4; 173 ch->r_io[ATA_ERROR ].offset = 0xa4; 174 ch->r_io[ATA_COUNT ].offset = 0xa8; 175 ch->r_io[ATA_SECTOR ].offset = 0xac; 176 ch->r_io[ATA_CYL_LSB].offset = 0xb0; 177 ch->r_io[ATA_CYL_MSB].offset = 0xb4; 178 ch->r_io[ATA_DRIVE ].offset = 0xb8; 179 ch->r_io[ATA_COMMAND].offset = 0xbc; 180 181 ch->r_io[ATA_STATUS ].offset = 0xbc; 182 ch->r_io[ATA_ALTSTAT].offset = 0xd8; 183 ch->r_io[ATA_CONTROL].offset = 0xd8; 184 185 ata_pci_hw(dev); 186 187 ch->flags |= ATA_NO_SLAVE; 188 ch->flags |= ATA_USE_16BIT; 189 ch->flags |= ATA_CHECKS_CABLE; 190 ch->flags |= ATA_KNOWN_PRESENCE; 191 192 /* Clear pending interrupts. */ 193 bus_write_2(ctrl->r_res1, 0x28, 0xf8); 194 /* Enable all, but Idle interrupts. */ 195 bus_write_2(ctrl->r_res1, 0x2c, 0x88); 196 197 return 0; 198} 199 200static int 201imx_ata_setmode(device_t dev, int target, int mode) 202{ 203 204 return (min(mode, ATA_PIO4)); 205} 206 207static device_method_t imx_ata_methods[] = { 208 DEVMETHOD(device_probe, imx_ata_probe), 209 DEVMETHOD(device_attach, imx_ata_attach), 210 DEVMETHOD(device_detach, ata_pci_detach), 211 DEVMETHOD(device_suspend, ata_pci_suspend), 212 DEVMETHOD(device_resume, ata_pci_resume), 213 DEVMETHOD(device_shutdown, bus_generic_shutdown), 214 DEVMETHOD(bus_read_ivar, ata_pci_read_ivar), 215 DEVMETHOD(bus_write_ivar, ata_pci_write_ivar), 216 DEVMETHOD(bus_alloc_resource, ata_pci_alloc_resource), 217 DEVMETHOD(bus_release_resource, ata_pci_release_resource), 218 DEVMETHOD(bus_activate_resource, bus_generic_activate_resource), 219 DEVMETHOD(bus_deactivate_resource, bus_generic_deactivate_resource), 220 DEVMETHOD(bus_setup_intr, ata_pci_setup_intr), 221 DEVMETHOD(bus_teardown_intr, ata_pci_teardown_intr), 222 DEVMETHOD(pci_read_config, ata_pci_read_config), 223 DEVMETHOD(pci_write_config, ata_pci_write_config), 224 DEVMETHOD(bus_print_child, ata_pci_print_child), 225 DEVMETHOD(bus_child_location_str, ata_pci_child_location_str), 226 DEVMETHOD_END 227}; 228static driver_t imx_ata_driver = { 229 "atapci", 230 imx_ata_methods, 231 sizeof(struct ata_pci_controller) 232}; 233DRIVER_MODULE(imx_ata, simplebus, imx_ata_driver, ata_pci_devclass, NULL, 234 NULL); 235MODULE_VERSION(imx_ata, 1); 236MODULE_DEPEND(imx_ata, ata, 1, 1, 1); 237MODULE_DEPEND(imx_ata, atapci, 1, 1, 1); 238