1252391Sray/* $NetBSD: s3c2xx0reg.h,v 1.4 2004/02/12 03:47:29 bsh Exp $ */ 2252391Sray 3252391Sray/*- 4252391Sray * Copyright (c) 2002, 2003 Fujitsu Component Limited 5252391Sray * Copyright (c) 2002, 2003 Genetec Corporation 6252391Sray * All rights reserved. 7252391Sray * 8252391Sray * Redistribution and use in source and binary forms, with or without 9252391Sray * modification, are permitted provided that the following conditions 10252391Sray * are met: 11252391Sray * 1. Redistributions of source code must retain the above copyright 12252391Sray * notice, this list of conditions and the following disclaimer. 13252391Sray * 2. Redistributions in binary form must reproduce the above copyright 14252391Sray * notice, this list of conditions and the following disclaimer in the 15252391Sray * documentation and/or other materials provided with the distribution. 16252391Sray * 3. Neither the name of The Fujitsu Component Limited nor the name of 17252391Sray * Genetec corporation may not be used to endorse or promote products 18252391Sray * derived from this software without specific prior written permission. 19252391Sray * 20252391Sray * THIS SOFTWARE IS PROVIDED BY FUJITSU COMPONENT LIMITED AND GENETEC 21252391Sray * CORPORATION ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, 22252391Sray * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF 23252391Sray * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 24252391Sray * DISCLAIMED. IN NO EVENT SHALL FUJITSU COMPONENT LIMITED OR GENETEC 25252391Sray * CORPORATION BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 26252391Sray * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 27252391Sray * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF 28252391Sray * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND 29252391Sray * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, 30252391Sray * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT 31252391Sray * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 32252391Sray * SUCH DAMAGE. 33252391Sray * 34252391Sray * $FreeBSD$ 35252391Sray */ 36252391Sray 37252391Sray/* s3c2410-specific registers */ 38252391Sray#define UMCON_AFC (1 << 4) /* auto flow control */ 39252391Sray#define UMSTAT_DCTS (1 << 2) /* CTS change */ 40252391Sray#define ULCON_IR (1 << 6) 41252391Sray#define ULCON_PARITY_SHIFT 3 42252391Sray 43252391Sray/* 44252391Sray * Exynos-specific 45252391Sray * 46252391Sray * UFSTAT_TXFULL register differs between Exynos and others. 47252391Sray * Others have UFSTAT_TXFULL (1 << 9) 48252391Sray */ 49252391Sray#define UFSTAT_TXFULL (1 << 24) 50252391Sray 51252391Sray#define SSCOM_UINTM 0x038 52252391Sray#define SSCOM_UINTP 0x030 53252391Sray 54252391Sray/* common for s3c2800 and s3c24x0 */ 55252391Sray#define SSCOM_ULCON 0x00 /* UART line control */ 56252391Sray#define ULCON_PARITY_NONE (0 << ULCON_PARITY_SHIFT) 57252391Sray#define ULCON_PARITY_ODD (4 << ULCON_PARITY_SHIFT) 58252391Sray#define ULCON_PARITY_EVEN (5 << ULCON_PARITY_SHIFT) 59252391Sray#define ULCON_PARITY_ONE (6 << ULCON_PARITY_SHIFT) 60252391Sray#define ULCON_PARITY_ZERO (7 << ULCON_PARITY_SHIFT) 61252391Sray#define ULCON_STOP (1 << 2) 62252391Sray#define ULCON_LENGTH_5 0 63252391Sray#define ULCON_LENGTH_6 1 64252391Sray#define ULCON_LENGTH_7 2 65252391Sray#define ULCON_LENGTH_8 3 66252391Sray#define SSCOM_UCON 0x04 /* UART control */ 67252391Sray#define UCON_TXINT_TYPE (1 << 9) /* Tx interrupt. 0=pulse,1=level */ 68252391Sray#define UCON_TXINT_TYPE_LEVEL UCON_TXINT_TYPE 69252391Sray#define UCON_TXINT_TYPE_PULSE 0 70252391Sray#define UCON_RXINT_TYPE (1 << 8) /* Rx interrupt */ 71252391Sray#define UCON_RXINT_TYPE_LEVEL UCON_RXINT_TYPE 72252391Sray#define UCON_RXINT_TYPE_PULSE 0 73252391Sray#define UCON_TOINT (1 << 7) /* Rx timeout interrupt */ 74252391Sray#define UCON_ERRINT (1 << 6) /* receive error interrupt */ 75252391Sray#define UCON_LOOP (1 << 5) /* loopback */ 76252391Sray#define UCON_SBREAK (1 << 4) /* send break */ 77252391Sray#define UCON_TXMODE_DISABLE (0 << 2) 78252391Sray#define UCON_TXMODE_INT (1 << 2) 79252391Sray#define UCON_TXMODE_DMA (2 << 2) 80252391Sray#define UCON_TXMODE_MASK (3 << 2) 81252391Sray#define UCON_RXMODE_DISABLE (0 << 0) 82252391Sray#define UCON_RXMODE_INT (1 << 0) 83252391Sray#define UCON_RXMODE_DMA (2 << 0) 84252391Sray#define UCON_RXMODE_MASK (3 << 0) 85252391Sray#define SSCOM_UFCON 0x08 /* FIFO control */ 86252391Sray#define UFCON_TXTRIGGER_0 (0 << 6) 87252391Sray#define UFCON_TXTRIGGER_4 (1 << 6) 88252391Sray#define UFCON_TXTRIGGER_8 (2 << 6) 89252391Sray#define UFCON_TXTRIGGER_16 (3 << 6) 90252391Sray#define UFCON_RXTRIGGER_4 (0 << 4) 91252391Sray#define UFCON_RXTRIGGER_8 (1 << 4) 92252391Sray#define UFCON_RXTRIGGER_12 (2 << 4) 93252391Sray#define UFCON_RXTRIGGER_16 (3 << 4) 94252391Sray#define UFCON_TXFIFO_RESET (1 << 2) 95252391Sray#define UFCON_RXFIFO_RESET (1 << 1) 96252391Sray#define UFCON_FIFO_ENABLE (1 << 0) 97252391Sray#define SSCOM_UMCON 0x0c /* MODEM control */ 98252391Sray#define UMCON_RTS (1 << 0) /* Request to send */ 99252391Sray#define SSCOM_UTRSTAT 0x10 /* Status register */ 100252391Sray#define UTRSTAT_TXSHIFTER_EMPTY ( 1<< 2) 101252391Sray#define UTRSTAT_TXEMPTY (1 << 1) /* TX fifo or buffer empty */ 102252391Sray#define UTRSTAT_RXREADY (1 << 0) /* RX fifo or buffer is not empty */ 103252391Sray#define SSCOM_UERSTAT 0x14 /* Error status register */ 104252391Sray#define UERSTAT_BREAK (1 << 3) /* Break signal, not 2410 */ 105252391Sray#define UERSTAT_FRAME (1 << 2) /* Frame error */ 106252391Sray#define UERSTAT_PARITY (1 << 1) /* Parity error, not 2410 */ 107252391Sray#define UERSTAT_OVERRUN (1 << 0) /* Overrun */ 108252391Sray#define UERSTAT_ALL_ERRORS \ 109252391Sray (UERSTAT_OVERRUN|UERSTAT_BREAK|UERSTAT_FRAME|UERSTAT_PARITY) 110252391Sray#define SSCOM_UFSTAT 0x18 /* Fifo status register */ 111252391Sray#define UFSTAT_RXFULL (1 <<8) /* Rx fifo full */ 112252391Sray#define UFSTAT_TXCOUNT_SHIFT 4 /* TX FIFO count */ 113252391Sray#define UFSTAT_TXCOUNT (0x0f << UFSTAT_TXCOUNT_SHIFT) 114252391Sray#define UFSTAT_RXCOUNT_SHIFT 0 /* RX FIFO count */ 115252391Sray#define UFSTAT_RXCOUNT (0x0f << UFSTAT_RXCOUNT_SHIFT) 116252391Sray#define SSCOM_UMSTAT 0x1c /* Modem status register */ 117252391Sray#define UMSTAT_CTS (1 << 0) /* Clear to send */ 118252391Sray#if _BYTE_ORDER == _LITTLE_ENDIAN 119252391Sray#define SSCOM_UTXH 0x20 /* Transmit data register */ 120252391Sray#define SSCOM_URXH 0x24 /* Receive data register */ 121252391Sray#else 122252391Sray#define SSCOM_UTXH 0x23 /* Transmit data register */ 123252391Sray#define SSCOM_URXH 0x27 /* Receive data register */ 124252391Sray#endif 125252391Sray#define SSCOM_UBRDIV 0x28 /* baud-reate divisor */ 126252391Sray#define SSCOM_SIZE 0x2c 127