1/* Misc. support for CPU family frvbf. 2 3THIS FILE IS MACHINE GENERATED WITH CGEN. 4 5Copyright 1996-2005 Free Software Foundation, Inc. 6 7This file is part of the GNU simulators. 8 9This program is free software; you can redistribute it and/or modify 10it under the terms of the GNU General Public License as published by 11the Free Software Foundation; either version 3 of the License, or 12(at your option) any later version. 13 14This program is distributed in the hope that it will be useful, 15but WITHOUT ANY WARRANTY; without even the implied warranty of 16MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 17GNU General Public License for more details. 18 19You should have received a copy of the GNU General Public License 20along with this program. If not, see <http://www.gnu.org/licenses/>. 21 22*/ 23 24#define WANT_CPU frvbf 25#define WANT_CPU_FRVBF 26 27#include "sim-main.h" 28#include "cgen-ops.h" 29 30/* Get the value of h-reloc-ann. */ 31 32BI 33frvbf_h_reloc_ann_get (SIM_CPU *current_cpu) 34{ 35 return CPU (h_reloc_ann); 36} 37 38/* Set a value for h-reloc-ann. */ 39 40void 41frvbf_h_reloc_ann_set (SIM_CPU *current_cpu, BI newval) 42{ 43 CPU (h_reloc_ann) = newval; 44} 45 46/* Get the value of h-pc. */ 47 48USI 49frvbf_h_pc_get (SIM_CPU *current_cpu) 50{ 51 return CPU (h_pc); 52} 53 54/* Set a value for h-pc. */ 55 56void 57frvbf_h_pc_set (SIM_CPU *current_cpu, USI newval) 58{ 59 CPU (h_pc) = newval; 60} 61 62/* Get the value of h-psr_imple. */ 63 64UQI 65frvbf_h_psr_imple_get (SIM_CPU *current_cpu) 66{ 67 return CPU (h_psr_imple); 68} 69 70/* Set a value for h-psr_imple. */ 71 72void 73frvbf_h_psr_imple_set (SIM_CPU *current_cpu, UQI newval) 74{ 75 CPU (h_psr_imple) = newval; 76} 77 78/* Get the value of h-psr_ver. */ 79 80UQI 81frvbf_h_psr_ver_get (SIM_CPU *current_cpu) 82{ 83 return CPU (h_psr_ver); 84} 85 86/* Set a value for h-psr_ver. */ 87 88void 89frvbf_h_psr_ver_set (SIM_CPU *current_cpu, UQI newval) 90{ 91 CPU (h_psr_ver) = newval; 92} 93 94/* Get the value of h-psr_ice. */ 95 96BI 97frvbf_h_psr_ice_get (SIM_CPU *current_cpu) 98{ 99 return CPU (h_psr_ice); 100} 101 102/* Set a value for h-psr_ice. */ 103 104void 105frvbf_h_psr_ice_set (SIM_CPU *current_cpu, BI newval) 106{ 107 CPU (h_psr_ice) = newval; 108} 109 110/* Get the value of h-psr_nem. */ 111 112BI 113frvbf_h_psr_nem_get (SIM_CPU *current_cpu) 114{ 115 return CPU (h_psr_nem); 116} 117 118/* Set a value for h-psr_nem. */ 119 120void 121frvbf_h_psr_nem_set (SIM_CPU *current_cpu, BI newval) 122{ 123 CPU (h_psr_nem) = newval; 124} 125 126/* Get the value of h-psr_cm. */ 127 128BI 129frvbf_h_psr_cm_get (SIM_CPU *current_cpu) 130{ 131 return CPU (h_psr_cm); 132} 133 134/* Set a value for h-psr_cm. */ 135 136void 137frvbf_h_psr_cm_set (SIM_CPU *current_cpu, BI newval) 138{ 139 CPU (h_psr_cm) = newval; 140} 141 142/* Get the value of h-psr_be. */ 143 144BI 145frvbf_h_psr_be_get (SIM_CPU *current_cpu) 146{ 147 return CPU (h_psr_be); 148} 149 150/* Set a value for h-psr_be. */ 151 152void 153frvbf_h_psr_be_set (SIM_CPU *current_cpu, BI newval) 154{ 155 CPU (h_psr_be) = newval; 156} 157 158/* Get the value of h-psr_esr. */ 159 160BI 161frvbf_h_psr_esr_get (SIM_CPU *current_cpu) 162{ 163 return CPU (h_psr_esr); 164} 165 166/* Set a value for h-psr_esr. */ 167 168void 169frvbf_h_psr_esr_set (SIM_CPU *current_cpu, BI newval) 170{ 171 CPU (h_psr_esr) = newval; 172} 173 174/* Get the value of h-psr_ef. */ 175 176BI 177frvbf_h_psr_ef_get (SIM_CPU *current_cpu) 178{ 179 return CPU (h_psr_ef); 180} 181 182/* Set a value for h-psr_ef. */ 183 184void 185frvbf_h_psr_ef_set (SIM_CPU *current_cpu, BI newval) 186{ 187 CPU (h_psr_ef) = newval; 188} 189 190/* Get the value of h-psr_em. */ 191 192BI 193frvbf_h_psr_em_get (SIM_CPU *current_cpu) 194{ 195 return CPU (h_psr_em); 196} 197 198/* Set a value for h-psr_em. */ 199 200void 201frvbf_h_psr_em_set (SIM_CPU *current_cpu, BI newval) 202{ 203 CPU (h_psr_em) = newval; 204} 205 206/* Get the value of h-psr_pil. */ 207 208UQI 209frvbf_h_psr_pil_get (SIM_CPU *current_cpu) 210{ 211 return CPU (h_psr_pil); 212} 213 214/* Set a value for h-psr_pil. */ 215 216void 217frvbf_h_psr_pil_set (SIM_CPU *current_cpu, UQI newval) 218{ 219 CPU (h_psr_pil) = newval; 220} 221 222/* Get the value of h-psr_ps. */ 223 224BI 225frvbf_h_psr_ps_get (SIM_CPU *current_cpu) 226{ 227 return CPU (h_psr_ps); 228} 229 230/* Set a value for h-psr_ps. */ 231 232void 233frvbf_h_psr_ps_set (SIM_CPU *current_cpu, BI newval) 234{ 235 CPU (h_psr_ps) = newval; 236} 237 238/* Get the value of h-psr_et. */ 239 240BI 241frvbf_h_psr_et_get (SIM_CPU *current_cpu) 242{ 243 return CPU (h_psr_et); 244} 245 246/* Set a value for h-psr_et. */ 247 248void 249frvbf_h_psr_et_set (SIM_CPU *current_cpu, BI newval) 250{ 251 CPU (h_psr_et) = newval; 252} 253 254/* Get the value of h-psr_s. */ 255 256BI 257frvbf_h_psr_s_get (SIM_CPU *current_cpu) 258{ 259 return CPU (h_psr_s); 260} 261 262/* Set a value for h-psr_s. */ 263 264void 265frvbf_h_psr_s_set (SIM_CPU *current_cpu, BI newval) 266{ 267 SET_H_PSR_S (newval); 268} 269 270/* Get the value of h-tbr_tba. */ 271 272USI 273frvbf_h_tbr_tba_get (SIM_CPU *current_cpu) 274{ 275 return CPU (h_tbr_tba); 276} 277 278/* Set a value for h-tbr_tba. */ 279 280void 281frvbf_h_tbr_tba_set (SIM_CPU *current_cpu, USI newval) 282{ 283 CPU (h_tbr_tba) = newval; 284} 285 286/* Get the value of h-tbr_tt. */ 287 288UQI 289frvbf_h_tbr_tt_get (SIM_CPU *current_cpu) 290{ 291 return CPU (h_tbr_tt); 292} 293 294/* Set a value for h-tbr_tt. */ 295 296void 297frvbf_h_tbr_tt_set (SIM_CPU *current_cpu, UQI newval) 298{ 299 CPU (h_tbr_tt) = newval; 300} 301 302/* Get the value of h-bpsr_bs. */ 303 304BI 305frvbf_h_bpsr_bs_get (SIM_CPU *current_cpu) 306{ 307 return CPU (h_bpsr_bs); 308} 309 310/* Set a value for h-bpsr_bs. */ 311 312void 313frvbf_h_bpsr_bs_set (SIM_CPU *current_cpu, BI newval) 314{ 315 CPU (h_bpsr_bs) = newval; 316} 317 318/* Get the value of h-bpsr_bet. */ 319 320BI 321frvbf_h_bpsr_bet_get (SIM_CPU *current_cpu) 322{ 323 return CPU (h_bpsr_bet); 324} 325 326/* Set a value for h-bpsr_bet. */ 327 328void 329frvbf_h_bpsr_bet_set (SIM_CPU *current_cpu, BI newval) 330{ 331 CPU (h_bpsr_bet) = newval; 332} 333 334/* Get the value of h-gr. */ 335 336USI 337frvbf_h_gr_get (SIM_CPU *current_cpu, UINT regno) 338{ 339 return GET_H_GR (regno); 340} 341 342/* Set a value for h-gr. */ 343 344void 345frvbf_h_gr_set (SIM_CPU *current_cpu, UINT regno, USI newval) 346{ 347 SET_H_GR (regno, newval); 348} 349 350/* Get the value of h-gr_double. */ 351 352DI 353frvbf_h_gr_double_get (SIM_CPU *current_cpu, UINT regno) 354{ 355 return GET_H_GR_DOUBLE (regno); 356} 357 358/* Set a value for h-gr_double. */ 359 360void 361frvbf_h_gr_double_set (SIM_CPU *current_cpu, UINT regno, DI newval) 362{ 363 SET_H_GR_DOUBLE (regno, newval); 364} 365 366/* Get the value of h-gr_hi. */ 367 368UHI 369frvbf_h_gr_hi_get (SIM_CPU *current_cpu, UINT regno) 370{ 371 return GET_H_GR_HI (regno); 372} 373 374/* Set a value for h-gr_hi. */ 375 376void 377frvbf_h_gr_hi_set (SIM_CPU *current_cpu, UINT regno, UHI newval) 378{ 379 SET_H_GR_HI (regno, newval); 380} 381 382/* Get the value of h-gr_lo. */ 383 384UHI 385frvbf_h_gr_lo_get (SIM_CPU *current_cpu, UINT regno) 386{ 387 return GET_H_GR_LO (regno); 388} 389 390/* Set a value for h-gr_lo. */ 391 392void 393frvbf_h_gr_lo_set (SIM_CPU *current_cpu, UINT regno, UHI newval) 394{ 395 SET_H_GR_LO (regno, newval); 396} 397 398/* Get the value of h-fr. */ 399 400SF 401frvbf_h_fr_get (SIM_CPU *current_cpu, UINT regno) 402{ 403 return GET_H_FR (regno); 404} 405 406/* Set a value for h-fr. */ 407 408void 409frvbf_h_fr_set (SIM_CPU *current_cpu, UINT regno, SF newval) 410{ 411 SET_H_FR (regno, newval); 412} 413 414/* Get the value of h-fr_double. */ 415 416DF 417frvbf_h_fr_double_get (SIM_CPU *current_cpu, UINT regno) 418{ 419 return GET_H_FR_DOUBLE (regno); 420} 421 422/* Set a value for h-fr_double. */ 423 424void 425frvbf_h_fr_double_set (SIM_CPU *current_cpu, UINT regno, DF newval) 426{ 427 SET_H_FR_DOUBLE (regno, newval); 428} 429 430/* Get the value of h-fr_int. */ 431 432USI 433frvbf_h_fr_int_get (SIM_CPU *current_cpu, UINT regno) 434{ 435 return GET_H_FR_INT (regno); 436} 437 438/* Set a value for h-fr_int. */ 439 440void 441frvbf_h_fr_int_set (SIM_CPU *current_cpu, UINT regno, USI newval) 442{ 443 SET_H_FR_INT (regno, newval); 444} 445 446/* Get the value of h-fr_hi. */ 447 448UHI 449frvbf_h_fr_hi_get (SIM_CPU *current_cpu, UINT regno) 450{ 451 return GET_H_FR_HI (regno); 452} 453 454/* Set a value for h-fr_hi. */ 455 456void 457frvbf_h_fr_hi_set (SIM_CPU *current_cpu, UINT regno, UHI newval) 458{ 459 SET_H_FR_HI (regno, newval); 460} 461 462/* Get the value of h-fr_lo. */ 463 464UHI 465frvbf_h_fr_lo_get (SIM_CPU *current_cpu, UINT regno) 466{ 467 return GET_H_FR_LO (regno); 468} 469 470/* Set a value for h-fr_lo. */ 471 472void 473frvbf_h_fr_lo_set (SIM_CPU *current_cpu, UINT regno, UHI newval) 474{ 475 SET_H_FR_LO (regno, newval); 476} 477 478/* Get the value of h-fr_0. */ 479 480UHI 481frvbf_h_fr_0_get (SIM_CPU *current_cpu, UINT regno) 482{ 483 return GET_H_FR_0 (regno); 484} 485 486/* Set a value for h-fr_0. */ 487 488void 489frvbf_h_fr_0_set (SIM_CPU *current_cpu, UINT regno, UHI newval) 490{ 491 SET_H_FR_0 (regno, newval); 492} 493 494/* Get the value of h-fr_1. */ 495 496UHI 497frvbf_h_fr_1_get (SIM_CPU *current_cpu, UINT regno) 498{ 499 return GET_H_FR_1 (regno); 500} 501 502/* Set a value for h-fr_1. */ 503 504void 505frvbf_h_fr_1_set (SIM_CPU *current_cpu, UINT regno, UHI newval) 506{ 507 SET_H_FR_1 (regno, newval); 508} 509 510/* Get the value of h-fr_2. */ 511 512UHI 513frvbf_h_fr_2_get (SIM_CPU *current_cpu, UINT regno) 514{ 515 return GET_H_FR_2 (regno); 516} 517 518/* Set a value for h-fr_2. */ 519 520void 521frvbf_h_fr_2_set (SIM_CPU *current_cpu, UINT regno, UHI newval) 522{ 523 SET_H_FR_2 (regno, newval); 524} 525 526/* Get the value of h-fr_3. */ 527 528UHI 529frvbf_h_fr_3_get (SIM_CPU *current_cpu, UINT regno) 530{ 531 return GET_H_FR_3 (regno); 532} 533 534/* Set a value for h-fr_3. */ 535 536void 537frvbf_h_fr_3_set (SIM_CPU *current_cpu, UINT regno, UHI newval) 538{ 539 SET_H_FR_3 (regno, newval); 540} 541 542/* Get the value of h-cpr. */ 543 544SI 545frvbf_h_cpr_get (SIM_CPU *current_cpu, UINT regno) 546{ 547 return CPU (h_cpr[regno]); 548} 549 550/* Set a value for h-cpr. */ 551 552void 553frvbf_h_cpr_set (SIM_CPU *current_cpu, UINT regno, SI newval) 554{ 555 CPU (h_cpr[regno]) = newval; 556} 557 558/* Get the value of h-cpr_double. */ 559 560DI 561frvbf_h_cpr_double_get (SIM_CPU *current_cpu, UINT regno) 562{ 563 return GET_H_CPR_DOUBLE (regno); 564} 565 566/* Set a value for h-cpr_double. */ 567 568void 569frvbf_h_cpr_double_set (SIM_CPU *current_cpu, UINT regno, DI newval) 570{ 571 SET_H_CPR_DOUBLE (regno, newval); 572} 573 574/* Get the value of h-spr. */ 575 576USI 577frvbf_h_spr_get (SIM_CPU *current_cpu, UINT regno) 578{ 579 return GET_H_SPR (regno); 580} 581 582/* Set a value for h-spr. */ 583 584void 585frvbf_h_spr_set (SIM_CPU *current_cpu, UINT regno, USI newval) 586{ 587 SET_H_SPR (regno, newval); 588} 589 590/* Get the value of h-accg. */ 591 592USI 593frvbf_h_accg_get (SIM_CPU *current_cpu, UINT regno) 594{ 595 return GET_H_ACCG (regno); 596} 597 598/* Set a value for h-accg. */ 599 600void 601frvbf_h_accg_set (SIM_CPU *current_cpu, UINT regno, USI newval) 602{ 603 SET_H_ACCG (regno, newval); 604} 605 606/* Get the value of h-acc40S. */ 607 608DI 609frvbf_h_acc40S_get (SIM_CPU *current_cpu, UINT regno) 610{ 611 return GET_H_ACC40S (regno); 612} 613 614/* Set a value for h-acc40S. */ 615 616void 617frvbf_h_acc40S_set (SIM_CPU *current_cpu, UINT regno, DI newval) 618{ 619 SET_H_ACC40S (regno, newval); 620} 621 622/* Get the value of h-acc40U. */ 623 624UDI 625frvbf_h_acc40U_get (SIM_CPU *current_cpu, UINT regno) 626{ 627 return GET_H_ACC40U (regno); 628} 629 630/* Set a value for h-acc40U. */ 631 632void 633frvbf_h_acc40U_set (SIM_CPU *current_cpu, UINT regno, UDI newval) 634{ 635 SET_H_ACC40U (regno, newval); 636} 637 638/* Get the value of h-iacc0. */ 639 640DI 641frvbf_h_iacc0_get (SIM_CPU *current_cpu, UINT regno) 642{ 643 return GET_H_IACC0 (regno); 644} 645 646/* Set a value for h-iacc0. */ 647 648void 649frvbf_h_iacc0_set (SIM_CPU *current_cpu, UINT regno, DI newval) 650{ 651 SET_H_IACC0 (regno, newval); 652} 653 654/* Get the value of h-iccr. */ 655 656UQI 657frvbf_h_iccr_get (SIM_CPU *current_cpu, UINT regno) 658{ 659 return CPU (h_iccr[regno]); 660} 661 662/* Set a value for h-iccr. */ 663 664void 665frvbf_h_iccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval) 666{ 667 CPU (h_iccr[regno]) = newval; 668} 669 670/* Get the value of h-fccr. */ 671 672UQI 673frvbf_h_fccr_get (SIM_CPU *current_cpu, UINT regno) 674{ 675 return CPU (h_fccr[regno]); 676} 677 678/* Set a value for h-fccr. */ 679 680void 681frvbf_h_fccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval) 682{ 683 CPU (h_fccr[regno]) = newval; 684} 685 686/* Get the value of h-cccr. */ 687 688UQI 689frvbf_h_cccr_get (SIM_CPU *current_cpu, UINT regno) 690{ 691 return CPU (h_cccr[regno]); 692} 693 694/* Set a value for h-cccr. */ 695 696void 697frvbf_h_cccr_set (SIM_CPU *current_cpu, UINT regno, UQI newval) 698{ 699 CPU (h_cccr[regno]) = newval; 700} 701 702/* Record trace results for INSN. */ 703 704void 705frvbf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn, 706 int *indices, TRACE_RECORD *tr) 707{ 708} 709