• Home
  • History
  • Annotate
  • Line#
  • Navigate
  • Raw
  • Download
  • only in /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-realview/
1/*
2 *  linux/arch/arm/mach-realview/realview_pb1176.c
3 *
4 *  Copyright (C) 2008 ARM Limited
5 *  Copyright (C) 2000 Deep Blue Solutions Ltd
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
20 */
21
22#include <linux/init.h>
23#include <linux/platform_device.h>
24#include <linux/sysdev.h>
25#include <linux/amba/bus.h>
26#include <linux/amba/pl061.h>
27#include <linux/amba/mmci.h>
28#include <linux/amba/pl022.h>
29#include <linux/io.h>
30
31#include <mach/hardware.h>
32#include <asm/irq.h>
33#include <asm/leds.h>
34#include <asm/mach-types.h>
35#include <asm/pmu.h>
36#include <asm/pgtable.h>
37#include <asm/hardware/gic.h>
38#include <asm/hardware/cache-l2x0.h>
39
40#include <asm/mach/arch.h>
41#include <asm/mach/flash.h>
42#include <asm/mach/map.h>
43#include <asm/mach/time.h>
44
45#include <mach/board-pb1176.h>
46#include <mach/irqs.h>
47
48#include "core.h"
49
50static struct map_desc realview_pb1176_io_desc[] __initdata = {
51	{
52		.virtual	= IO_ADDRESS(REALVIEW_SYS_BASE),
53		.pfn		= __phys_to_pfn(REALVIEW_SYS_BASE),
54		.length		= SZ_4K,
55		.type		= MT_DEVICE,
56	}, {
57		.virtual	= IO_ADDRESS(REALVIEW_PB1176_GIC_CPU_BASE),
58		.pfn		= __phys_to_pfn(REALVIEW_PB1176_GIC_CPU_BASE),
59		.length		= SZ_4K,
60		.type		= MT_DEVICE,
61	}, {
62		.virtual	= IO_ADDRESS(REALVIEW_PB1176_GIC_DIST_BASE),
63		.pfn		= __phys_to_pfn(REALVIEW_PB1176_GIC_DIST_BASE),
64		.length		= SZ_4K,
65		.type		= MT_DEVICE,
66	}, {
67		.virtual	= IO_ADDRESS(REALVIEW_DC1176_GIC_CPU_BASE),
68		.pfn		= __phys_to_pfn(REALVIEW_DC1176_GIC_CPU_BASE),
69		.length		= SZ_4K,
70		.type		= MT_DEVICE,
71	}, {
72		.virtual	= IO_ADDRESS(REALVIEW_DC1176_GIC_DIST_BASE),
73		.pfn		= __phys_to_pfn(REALVIEW_DC1176_GIC_DIST_BASE),
74		.length		= SZ_4K,
75		.type		= MT_DEVICE,
76	}, {
77		.virtual	= IO_ADDRESS(REALVIEW_SCTL_BASE),
78		.pfn		= __phys_to_pfn(REALVIEW_SCTL_BASE),
79		.length		= SZ_4K,
80		.type		= MT_DEVICE,
81	}, {
82		.virtual	= IO_ADDRESS(REALVIEW_PB1176_TIMER0_1_BASE),
83		.pfn		= __phys_to_pfn(REALVIEW_PB1176_TIMER0_1_BASE),
84		.length		= SZ_4K,
85		.type		= MT_DEVICE,
86	}, {
87		.virtual	= IO_ADDRESS(REALVIEW_PB1176_TIMER2_3_BASE),
88		.pfn		= __phys_to_pfn(REALVIEW_PB1176_TIMER2_3_BASE),
89		.length		= SZ_4K,
90		.type		= MT_DEVICE,
91	}, {
92		.virtual	= IO_ADDRESS(REALVIEW_PB1176_L220_BASE),
93		.pfn		= __phys_to_pfn(REALVIEW_PB1176_L220_BASE),
94		.length		= SZ_8K,
95		.type		= MT_DEVICE,
96	},
97#ifdef CONFIG_DEBUG_LL
98	{
99		.virtual	= IO_ADDRESS(REALVIEW_PB1176_UART0_BASE),
100		.pfn		= __phys_to_pfn(REALVIEW_PB1176_UART0_BASE),
101		.length		= SZ_4K,
102		.type		= MT_DEVICE,
103	},
104#endif
105};
106
107static void __init realview_pb1176_map_io(void)
108{
109	iotable_init(realview_pb1176_io_desc, ARRAY_SIZE(realview_pb1176_io_desc));
110}
111
112static struct pl061_platform_data gpio0_plat_data = {
113	.gpio_base	= 0,
114	.irq_base	= -1,
115};
116
117static struct pl061_platform_data gpio1_plat_data = {
118	.gpio_base	= 8,
119	.irq_base	= -1,
120};
121
122static struct pl061_platform_data gpio2_plat_data = {
123	.gpio_base	= 16,
124	.irq_base	= -1,
125};
126
127static struct pl022_ssp_controller ssp0_plat_data = {
128	.bus_id = 0,
129	.enable_dma = 0,
130	.num_chipselect = 1,
131};
132
133/*
134 * RealView PB1176 AMBA devices
135 */
136#define GPIO2_IRQ	{ IRQ_PB1176_GPIO2, NO_IRQ }
137#define GPIO2_DMA	{ 0, 0 }
138#define GPIO3_IRQ	{ IRQ_PB1176_GPIO3, NO_IRQ }
139#define GPIO3_DMA	{ 0, 0 }
140#define AACI_IRQ	{ IRQ_PB1176_AACI, NO_IRQ }
141#define AACI_DMA	{ 0x80, 0x81 }
142#define MMCI0_IRQ	{ IRQ_PB1176_MMCI0A, IRQ_PB1176_MMCI0B }
143#define MMCI0_DMA	{ 0x84, 0 }
144#define KMI0_IRQ	{ IRQ_PB1176_KMI0, NO_IRQ }
145#define KMI0_DMA	{ 0, 0 }
146#define KMI1_IRQ	{ IRQ_PB1176_KMI1, NO_IRQ }
147#define KMI1_DMA	{ 0, 0 }
148#define PB1176_SMC_IRQ	{ NO_IRQ, NO_IRQ }
149#define PB1176_SMC_DMA	{ 0, 0 }
150#define MPMC_IRQ	{ NO_IRQ, NO_IRQ }
151#define MPMC_DMA	{ 0, 0 }
152#define PB1176_CLCD_IRQ	{ IRQ_DC1176_CLCD, NO_IRQ }
153#define PB1176_CLCD_DMA	{ 0, 0 }
154#define SCTL_IRQ	{ NO_IRQ, NO_IRQ }
155#define SCTL_DMA	{ 0, 0 }
156#define PB1176_WATCHDOG_IRQ	{ IRQ_DC1176_WATCHDOG, NO_IRQ }
157#define PB1176_WATCHDOG_DMA	{ 0, 0 }
158#define PB1176_GPIO0_IRQ	{ IRQ_PB1176_GPIO0, NO_IRQ }
159#define PB1176_GPIO0_DMA	{ 0, 0 }
160#define GPIO1_IRQ	{ IRQ_PB1176_GPIO1, NO_IRQ }
161#define GPIO1_DMA	{ 0, 0 }
162#define PB1176_RTC_IRQ	{ IRQ_DC1176_RTC, NO_IRQ }
163#define PB1176_RTC_DMA	{ 0, 0 }
164#define SCI_IRQ		{ IRQ_PB1176_SCI, NO_IRQ }
165#define SCI_DMA		{ 7, 6 }
166#define PB1176_UART0_IRQ	{ IRQ_DC1176_UART0, NO_IRQ }
167#define PB1176_UART0_DMA	{ 15, 14 }
168#define PB1176_UART1_IRQ	{ IRQ_DC1176_UART1, NO_IRQ }
169#define PB1176_UART1_DMA	{ 13, 12 }
170#define PB1176_UART2_IRQ	{ IRQ_DC1176_UART2, NO_IRQ }
171#define PB1176_UART2_DMA	{ 11, 10 }
172#define PB1176_UART3_IRQ	{ IRQ_DC1176_UART3, NO_IRQ }
173#define PB1176_UART3_DMA	{ 0x86, 0x87 }
174#define PB1176_UART4_IRQ	{ IRQ_PB1176_UART4, NO_IRQ }
175#define PB1176_UART4_DMA	{ 0, 0 }
176#define PB1176_SSP_IRQ		{ IRQ_DC1176_SSP, NO_IRQ }
177#define PB1176_SSP_DMA		{ 9, 8 }
178
179/* FPGA Primecells */
180AMBA_DEVICE(aaci,	"fpga:aaci",	AACI,		NULL);
181AMBA_DEVICE(mmc0,	"fpga:mmc0",	MMCI0,		&realview_mmc0_plat_data);
182AMBA_DEVICE(kmi0,	"fpga:kmi0",	KMI0,		NULL);
183AMBA_DEVICE(kmi1,	"fpga:kmi1",	KMI1,		NULL);
184AMBA_DEVICE(uart4,	"fpga:uart4",	PB1176_UART4,	NULL);
185
186/* DevChip Primecells */
187AMBA_DEVICE(smc,	"dev:smc",	PB1176_SMC,	NULL);
188AMBA_DEVICE(sctl,	"dev:sctl",	SCTL,		NULL);
189AMBA_DEVICE(wdog,	"dev:wdog",	PB1176_WATCHDOG,	NULL);
190AMBA_DEVICE(gpio0,	"dev:gpio0",	PB1176_GPIO0,	&gpio0_plat_data);
191AMBA_DEVICE(gpio1,	"dev:gpio1",	GPIO1,		&gpio1_plat_data);
192AMBA_DEVICE(gpio2,	"dev:gpio2",	GPIO2,		&gpio2_plat_data);
193AMBA_DEVICE(rtc,	"dev:rtc",	PB1176_RTC,	NULL);
194AMBA_DEVICE(sci0,	"dev:sci0",	SCI,		NULL);
195AMBA_DEVICE(uart0,	"dev:uart0",	PB1176_UART0,	NULL);
196AMBA_DEVICE(uart1,	"dev:uart1",	PB1176_UART1,	NULL);
197AMBA_DEVICE(uart2,	"dev:uart2",	PB1176_UART2,	NULL);
198AMBA_DEVICE(uart3,	"dev:uart3",	PB1176_UART3,	NULL);
199AMBA_DEVICE(ssp0,	"dev:ssp0",	PB1176_SSP,	&ssp0_plat_data);
200AMBA_DEVICE(clcd,	"dev:clcd",	PB1176_CLCD,	&clcd_plat_data);
201
202static struct amba_device *amba_devs[] __initdata = {
203	&uart0_device,
204	&uart1_device,
205	&uart2_device,
206	&uart3_device,
207	&uart4_device,
208	&smc_device,
209	&clcd_device,
210	&sctl_device,
211	&wdog_device,
212	&gpio0_device,
213	&gpio1_device,
214	&gpio2_device,
215	&rtc_device,
216	&sci0_device,
217	&ssp0_device,
218	&aaci_device,
219	&mmc0_device,
220	&kmi0_device,
221	&kmi1_device,
222};
223
224/*
225 * RealView PB1176 platform devices
226 */
227static struct resource realview_pb1176_flash_resources[] = {
228	[0] = {
229		.start		= REALVIEW_PB1176_FLASH_BASE,
230		.end		= REALVIEW_PB1176_FLASH_BASE + REALVIEW_PB1176_FLASH_SIZE - 1,
231		.flags		= IORESOURCE_MEM,
232	},
233	[1] = {
234		.start		= REALVIEW_PB1176_SEC_FLASH_BASE,
235		.end		= REALVIEW_PB1176_SEC_FLASH_BASE + REALVIEW_PB1176_SEC_FLASH_SIZE - 1,
236		.flags		= IORESOURCE_MEM,
237	},
238};
239#ifdef CONFIG_REALVIEW_PB1176_SECURE_FLASH
240#define PB1176_FLASH_BLOCKS	2
241#else
242#define PB1176_FLASH_BLOCKS	1
243#endif
244
245static struct resource realview_pb1176_smsc911x_resources[] = {
246	[0] = {
247		.start		= REALVIEW_PB1176_ETH_BASE,
248		.end		= REALVIEW_PB1176_ETH_BASE + SZ_64K - 1,
249		.flags		= IORESOURCE_MEM,
250	},
251	[1] = {
252		.start		= IRQ_PB1176_ETH,
253		.end		= IRQ_PB1176_ETH,
254		.flags		= IORESOURCE_IRQ,
255	},
256};
257
258static struct resource realview_pb1176_isp1761_resources[] = {
259	[0] = {
260		.start		= REALVIEW_PB1176_USB_BASE,
261		.end		= REALVIEW_PB1176_USB_BASE + SZ_128K - 1,
262		.flags		= IORESOURCE_MEM,
263	},
264	[1] = {
265		.start		= IRQ_PB1176_USB,
266		.end		= IRQ_PB1176_USB,
267		.flags		= IORESOURCE_IRQ,
268	},
269};
270
271static struct resource pmu_resource = {
272	.start		= IRQ_DC1176_CORE_PMU,
273	.end		= IRQ_DC1176_CORE_PMU,
274	.flags		= IORESOURCE_IRQ,
275};
276
277static struct platform_device pmu_device = {
278	.name			= "arm-pmu",
279	.id			= ARM_PMU_DEVICE_CPU,
280	.num_resources		= 1,
281	.resource		= &pmu_resource,
282};
283
284static struct resource char_lcd_resources[] = {
285	{
286		.start = REALVIEW_CHAR_LCD_BASE,
287		.end   = (REALVIEW_CHAR_LCD_BASE + SZ_4K - 1),
288		.flags = IORESOURCE_MEM,
289	},
290	{
291		.start	= IRQ_PB1176_CHARLCD,
292		.end	= IRQ_PB1176_CHARLCD,
293		.flags	= IORESOURCE_IRQ,
294	},
295};
296
297static struct platform_device char_lcd_device = {
298	.name		=	"arm-charlcd",
299	.id		=	-1,
300	.num_resources	=	ARRAY_SIZE(char_lcd_resources),
301	.resource	=	char_lcd_resources,
302};
303
304static void __init gic_init_irq(void)
305{
306	/* ARM1176 DevChip GIC, primary */
307	gic_cpu_base_addr = __io_address(REALVIEW_DC1176_GIC_CPU_BASE);
308	gic_dist_init(0, __io_address(REALVIEW_DC1176_GIC_DIST_BASE), IRQ_DC1176_GIC_START);
309	gic_cpu_init(0, gic_cpu_base_addr);
310
311	/* board GIC, secondary */
312	gic_dist_init(1, __io_address(REALVIEW_PB1176_GIC_DIST_BASE), IRQ_PB1176_GIC_START);
313	gic_cpu_init(1, __io_address(REALVIEW_PB1176_GIC_CPU_BASE));
314	gic_cascade_irq(1, IRQ_DC1176_PB_IRQ1);
315}
316
317static void __init realview_pb1176_timer_init(void)
318{
319	timer0_va_base = __io_address(REALVIEW_PB1176_TIMER0_1_BASE);
320	timer1_va_base = __io_address(REALVIEW_PB1176_TIMER0_1_BASE) + 0x20;
321	timer2_va_base = __io_address(REALVIEW_PB1176_TIMER2_3_BASE);
322	timer3_va_base = __io_address(REALVIEW_PB1176_TIMER2_3_BASE) + 0x20;
323
324	realview_timer_init(IRQ_DC1176_TIMER0);
325}
326
327static struct sys_timer realview_pb1176_timer = {
328	.init		= realview_pb1176_timer_init,
329};
330
331static void realview_pb1176_reset(char mode)
332{
333	void __iomem *reset_ctrl = __io_address(REALVIEW_SYS_RESETCTL);
334	void __iomem *lock_ctrl = __io_address(REALVIEW_SYS_LOCK);
335	__raw_writel(REALVIEW_SYS_LOCK_VAL, lock_ctrl);
336	__raw_writel(REALVIEW_PB1176_SYS_SOFT_RESET, reset_ctrl);
337}
338
339static void realview_pb1176_fixup(struct machine_desc *mdesc,
340				  struct tag *tags, char **from,
341				  struct meminfo *meminfo)
342{
343	/*
344	 * RealView PB1176 only has 128MB of RAM mapped at 0.
345	 */
346	meminfo->bank[0].start = 0;
347	meminfo->bank[0].size = SZ_128M;
348	meminfo->nr_banks = 1;
349}
350
351static void __init realview_pb1176_init(void)
352{
353	int i;
354
355#ifdef CONFIG_CACHE_L2X0
356	/* 128Kb (16Kb/way) 8-way associativity. evmon/parity/share enabled. */
357	l2x0_init(__io_address(REALVIEW_PB1176_L220_BASE), 0x00730000, 0xfe000fff);
358#endif
359
360	realview_flash_register(realview_pb1176_flash_resources,
361				PB1176_FLASH_BLOCKS);
362	realview_eth_register(NULL, realview_pb1176_smsc911x_resources);
363	platform_device_register(&realview_i2c_device);
364	realview_usb_register(realview_pb1176_isp1761_resources);
365	platform_device_register(&pmu_device);
366	platform_device_register(&char_lcd_device);
367
368	for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
369		struct amba_device *d = amba_devs[i];
370		amba_device_register(d, &iomem_resource);
371	}
372
373#ifdef CONFIG_LEDS
374	leds_event = realview_leds_event;
375#endif
376	realview_reset = realview_pb1176_reset;
377}
378
379MACHINE_START(REALVIEW_PB1176, "ARM-RealView PB1176")
380	/* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
381	.phys_io	= REALVIEW_PB1176_UART0_BASE & SECTION_MASK,
382	.io_pg_offst	= (IO_ADDRESS(REALVIEW_PB1176_UART0_BASE) >> 18) & 0xfffc,
383	.boot_params	= PHYS_OFFSET + 0x00000100,
384	.fixup		= realview_pb1176_fixup,
385	.map_io		= realview_pb1176_map_io,
386	.init_irq	= gic_init_irq,
387	.timer		= &realview_pb1176_timer,
388	.init_machine	= realview_pb1176_init,
389MACHINE_END
390