Searched refs:CSR2 (Results 1 - 14 of 14) sorted by relevance
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/net/ |
H A D | depca.h | 27 #define CSR2 2 macro
|
H A D | ariadne.h | 64 #define CSR2 0x0200 /* - IADR[23:16] */ macro
|
H A D | sun3lance.c | 204 #define CSR2 2 /* init block addr (high) */ macro 502 REGA(CSR2) = dvma_vtob(&(MEM->init)) >> 16;
|
H A D | atarilance.c | 305 #define CSR2 2 /* init block addr (high) */ macro 655 REGA( CSR2 ) = 0;
|
H A D | ni65.c | 142 #define CSR2 0x02 macro 569 writereg(pib >> 16,CSR2);
|
H A D | depca.c | 1200 outw(CSR2, DEPCA_ADDR); /* initialisation block address MSW */ 1900 outw(CSR2, DEPCA_ADDR); 1901 printk("CSR2&1: 0x%4.4x", inw(DEPCA_DATA));
|
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/staging/dt3155v4l/ |
H A D | dt3155v4l.h | 59 #define CSR2 0x10 macro 113 /* CSR2 bit masks */
|
H A D | dt3155v4l.c | 220 write_i2c_reg(pd->regs, CSR2, pd->csr2 | BUSY_EVEN | BUSY_ODD); 231 write_i2c_reg(pd->regs, CSR2, pd->csr2); 381 write_i2c_reg_nowait(ipd->regs, CSR2, ipd->csr2); 957 write_i2c_reg(pd->regs, CSR2, pd->csr2 | SYNC_SNTL); 960 write_i2c_reg(pd->regs, CSR2, pd->csr2 | BUSY_EVEN | SYNC_SNTL); 962 read_i2c_reg(pd->regs, CSR2, &tmp); 965 write_i2c_reg(pd->regs, CSR2, pd->csr2);
|
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/net/tulip/ |
H A D | tulip.h | 111 CSR2 = 0x10, enumerator in enum:tulip_offsets 355 0x02000000 means use the ring start address in CSR2/3.
|
H A D | xircom_cb.c | 59 #define CSR2 0x10 macro 568 This is accomplished by writing to the CSR2 port. The documentation 578 outl(val, card->io_port + CSR2);
|
H A D | interrupt.c | 94 iowrite32(0x01, tp->base_addr + CSR2);
|
H A D | tulip_core.c | 498 iowrite32(0, ioaddr + CSR2); /* Rx poll demand */
|
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/net/wireless/rt2x00/ |
H A D | rt2400pci.h | 82 * CSR2: System admin status register (invalid). 84 #define CSR2 0x0008 macro
|
H A D | rt2500pci.h | 93 * CSR2: System admin status register (invalid). 95 #define CSR2 0x0008 macro
|
Completed in 479 milliseconds