Searched refs:mode_reg (Results 1 - 25 of 57) sorted by path

123

/linux-master/drivers/clk/qcom/
H A Dclk-pll.c31 ret = regmap_read(pll->clkr.regmap, pll->mode_reg, &val);
40 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_BYPASSNL,
52 ret = regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_RESET_N,
61 return regmap_update_bits(pll->clkr.regmap, pll->mode_reg, PLL_OUTCTRL,
71 regmap_read(pll->clkr.regmap, pll->mode_reg, &val);
76 regmap_update_bits(pll->clkr.regmap, pll->mode_reg, mask, 0);
153 regmap_read(pll->clkr.regmap, pll->mode_reg, &mode);
250 qcom_pll_set_fsm_mode(regmap, pll->mode_reg, 1, 8);
259 qcom_pll_set_fsm_mode(regmap, pll->mode_reg, 1, 0);
269 ret = regmap_read(pll->clkr.regmap, pll->mode_reg,
[all...]
H A Dclk-pll.h33 * @mode_reg: mode register
44 u32 mode_reg; member in struct:clk_pll
H A Da53-pll.c114 pll->mode_reg = 0x00;
H A Dclk-hfpll.c67 regmap_update_bits(regmap, hd->mode_reg, PLL_BYPASSNL, PLL_BYPASSNL);
76 regmap_update_bits(regmap, hd->mode_reg, PLL_RESET_N, PLL_RESET_N);
91 regmap_update_bits(regmap, hd->mode_reg, PLL_OUTCTRL, PLL_OUTCTRL);
104 regmap_read(regmap, hd->mode_reg, &mode);
121 regmap_update_bits(regmap, hd->mode_reg,
213 regmap_read(regmap, hd->mode_reg, &mode);
239 regmap_read(regmap, hd->mode_reg, &mode);
H A Dclk-hfpll.h11 u32 mode_reg; member in struct:hfpll_data
H A Dgcc-apq8084.c43 .mode_reg = 0x0000,
74 .mode_reg = 0x0040,
105 .mode_reg = 0x1dc0,
H A Dgcc-ipq806x.c37 .mode_reg = 0x30c0,
66 .mode_reg = 0x3160,
95 .mode_reg = 0x3140,
120 .mode_reg = 0x3200,
146 .mode_reg = 0x3240,
172 .mode_reg = 0x3300,
202 .mode_reg = 0x31c0,
247 .mode_reg = 0x31a0,
266 .mode_reg = 0x3180,
H A Dgcc-mdm9607.c81 .mode_reg = 0x20000,
200 .mode_reg = 0x23000,
H A Dgcc-mdm9615.c52 .mode_reg = 0x30c0,
94 .mode_reg = 0x3140,
123 .mode_reg = 0x31c0,
H A Dgcc-msm8660.c31 .mode_reg = 0x3140,
H A Dgcc-msm8909.c98 .mode_reg = 0x20000,
H A Dgcc-msm8916.c49 .mode_reg = 0x21000,
80 .mode_reg = 0x20000,
111 .mode_reg = 0x4a000,
142 .mode_reg = 0x23000,
H A Dgcc-msm8917.c180 .mode_reg = 0x37000,
H A Dgcc-msm8939.c57 .mode_reg = 0x21000,
88 .mode_reg = 0x20000,
119 .mode_reg = 0x4a000,
150 .mode_reg = 0x23000,
181 .mode_reg = 0x22000,
228 .mode_reg = 0x24000,
274 .mode_reg = 0x25000,
305 .mode_reg = 0x37000,
H A Dgcc-msm8960.c34 .mode_reg = 0x3160,
65 .mode_reg = 0x3140,
92 .mode_reg = 0x3200,
120 .mode_reg = 0x3240,
134 .mode_reg = 0x3300,
162 .mode_reg = 0x3280,
190 .mode_reg = 0x32c0,
218 .mode_reg = 0x3300,
232 .mode_reg = 0x3400,
264 .mode_reg
[all...]
H A Dgcc-msm8974.c40 .mode_reg = 0x0000,
71 .mode_reg = 0x1dc0,
160 .mode_reg = 0x0040,
H A Dgcc-msm8976.c60 .mode_reg = 0x21000,
93 .mode_reg = 0x4a000,
129 .mode_reg = 0x22000,
177 .mode_reg = 0x24000,
204 .mode_reg = 0x37000,
H A Dgcc-qcs404.c182 .mode_reg = 0x37000,
H A Dhfpll.c18 .mode_reg = 0x00,
36 .mode_reg = 0x00,
53 .mode_reg = 0x00,
70 .mode_reg = 0x00,
H A Dlcc-ipq806x.c31 .mode_reg = 0x0,
H A Dlcc-msm8960.c34 .mode_reg = 0x0,
H A Dmmcc-apq8084.c48 .mode_reg = 0x0000,
79 .mode_reg = 0x0040,
110 .mode_reg = 0x4100,
127 .mode_reg = 0x0080,
145 .mode_reg = 0x0080,
H A Dmmcc-msm8960.c49 .mode_reg = 0x31c,
67 .mode_reg = 0x338,
H A Dmmcc-msm8974.c49 .mode_reg = 0x0000,
80 .mode_reg = 0x0040,
111 .mode_reg = 0x4100,
128 .mode_reg = 0x0080,
/linux-master/arch/powerpc/platforms/powermac/
H A Dlow_i2c.c400 u8 mode_reg = host->speed; local
408 mode_reg |= KW_I2C_MODE_STANDARD;
413 mode_reg |= KW_I2C_MODE_STANDARDSUB;
418 mode_reg |= KW_I2C_MODE_COMBINED;
426 kw_write_reg(reg_mode, mode_reg | (bus->channel << 4));
435 if ((mode_reg & KW_I2C_MODE_MODE_MASK) == KW_I2C_MODE_STANDARDSUB
436 || (mode_reg & KW_I2C_MODE_MODE_MASK) == KW_I2C_MODE_COMBINED)

Completed in 371 milliseconds

123