Searched refs:underlay_maximum_width_efficient_for_tiling (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/gpu/drm/amd/display/dc/inc/
H A Ddce_calcs.h173 struct bw_fixed underlay_maximum_width_efficient_for_tiling; member in struct:bw_calcs_dceip
/linux-master/drivers/gpu/drm/amd/display/dc/basics/
H A Dcalcs_logger.h96 DC_LOG_BANDWIDTH_CALCS(" [bw_fixed] underlay_maximum_width_efficient_for_tiling: %d",
97 bw_fixed_to_int(dceip->underlay_maximum_width_efficient_for_tiling));
H A Ddce_calcs.c685 data->underlay_maximum_source_efficient_for_tiling = dceip->underlay_maximum_width_efficient_for_tiling;
2152 dceip->underlay_maximum_width_efficient_for_tiling =
2268 dceip->underlay_maximum_width_efficient_for_tiling =
2384 dceip->underlay_maximum_width_efficient_for_tiling =
2500 dceip->underlay_maximum_width_efficient_for_tiling =
2613 dceip->underlay_maximum_width_efficient_for_tiling =
2726 dceip->underlay_maximum_width_efficient_for_tiling =

Completed in 247 milliseconds