Searched refs:timer_parent_names (Results 1 - 3 of 3) sorted by path

/linux-master/drivers/clk/mmp/
H A Dclk-of-mmp2.c234 static const char * const timer_parent_names[] = {"clk32", "vctcxo_4", "vctcxo_2", "vctcxo"}; variable
247 {0, "timer_mux", timer_parent_names, ARRAY_SIZE(timer_parent_names), CLK_SET_RATE_PARENT, APBC_TIMER, 4, 3, 0, &timer_lock},
H A Dclk-of-pxa168.c158 static const char * const timer_parent_names[] = {"pll1_48", "clk32", "pll1_96", "pll1_192"}; variable
178 {0, "timer_mux", timer_parent_names, ARRAY_SIZE(timer_parent_names), CLK_SET_RATE_PARENT, APBC_TIMER, 4, 3, 0, &timer_lock},
H A Dclk-of-pxa910.c123 static const char *timer_parent_names[] = {"pll1_48", "clk32", "pll1_96"}; variable
132 {0, "timer0_mux", timer_parent_names, ARRAY_SIZE(timer_parent_names), CLK_SET_RATE_PARENT, APBC_TIMER0, 4, 3, 0, &timer0_lock},
133 {0, "timer1_mux", timer_parent_names, ARRAY_SIZE(timer_parent_names), CLK_SET_RATE_PARENT, APBC_TIMER1, 4, 3, 0, &timer1_lock},

Completed in 187 milliseconds