Searched refs:t3_read_reg (Results 1 - 8 of 8) sorted by relevance

/freebsd-11-stable/sys/dev/cxgb/common/
H A Dcxgb_xgmac.c53 int cfg = t3_read_reg(adap, A_XGM_PORT_CFG + mac->offset);
81 (void)t3_read_reg(adap, ctrl);
164 (void) t3_read_reg(adap, A_XGM_RESET_CTRL + oft); /* flush */
210 (void) t3_read_reg(adap, A_XGM_RESET_CTRL + oft); /* flush */
229 store_mps = t3_read_reg(adap, A_MPS_CFG);
243 (void) t3_read_reg(adap, A_XGM_RESET_CTRL + oft); /* flush */
247 store = t3_read_reg(adap, A_TP_PIO_DATA);
264 u32 intr = t3_read_reg(adap, A_XGM_INT_ENABLE + oft);
273 (void) t3_read_reg(adap, A_XGM_PORT_CFG + oft);
276 (void) t3_read_reg(ada
[all...]
H A Dcxgb_t3_hw.c58 u32 val = t3_read_reg(adapter, reg);
104 u32 v = t3_read_reg(adapter, addr) & ~mask;
107 (void) t3_read_reg(adapter, addr); /* flush */
128 *vals++ = t3_read_reg(adap, data_reg);
167 val = t3_read_reg(adap, mc7->offset + A_MC7_BD_OP);
169 val = t3_read_reg(adap,
174 val = t3_read_reg(adap, mc7->offset + A_MC7_BD_DATA1);
176 val64 = t3_read_reg(adap,
218 *valp = G_I2C_DATA(t3_read_reg(adapter, A_I2C_DATA));
278 *valp = t3_read_reg(adapte
[all...]
H A Dcxgb_mc5.c110 *v1 = t3_read_reg(adapter, A_MC5_DB_DBGI_RSP_DATA0);
111 *v2 = t3_read_reg(adapter, A_MC5_DB_DBGI_RSP_DATA1);
112 *v3 = t3_read_reg(adapter, A_MC5_DB_DBGI_RSP_DATA2);
141 unsigned int server_base = t3_read_reg(adap, A_MC5_DB_SERVER_INDEX);
432 u32 cause = t3_read_reg(adap, A_MC5_DB_INT_CAUSE);
482 u32 cfg = t3_read_reg(adapter, A_MC5_DB_CONFIG);
H A Dcxgb_ael1002.c2247 status = t3_read_reg(adapter,
2249 t3_read_reg(adapter,
2251 t3_read_reg(adapter,
2253 t3_read_reg(adapter,
/freebsd-11-stable/sys/dev/cxgb/ulp/iw_cxgb/
H A Diw_cxgb_hal.c976 ri->tpt_base = t3_read_reg(sc, A_ULPTX_TPT_LLIMIT);
977 ri->tpt_top = t3_read_reg(sc, A_ULPTX_TPT_ULIMIT);
978 ri->pbl_base = t3_read_reg(sc, A_ULPTX_PBL_LLIMIT);
979 ri->pbl_top = t3_read_reg(sc, A_ULPTX_PBL_ULIMIT);
980 ri->rqt_base = t3_read_reg(sc, A_ULPRX_RQ_LLIMIT);
981 ri->rqt_top = t3_read_reg(sc, A_ULPRX_RQ_ULIMIT);
/freebsd-11-stable/sys/dev/cxgb/
H A Dcxgb_sge.c514 status = t3_read_reg(adapter, A_SG_INT_CAUSE);
525 v = t3_read_reg(adapter, A_SG_RSPQ_FL_STATUS);
922 (void) t3_read_reg(sc, A_PL_INT_ENABLE0);
1078 uint32_t status = t3_read_reg(sc, A_SG_RSPQ_FL_STATUS);
3033 map = t3_read_reg(adap, A_SG_DATA_INTR);
3040 (void) t3_read_reg(adap, A_PL_INT_ENABLE0);
3072 (void) t3_read_reg(adap, A_PL_INT_ENABLE0);
H A Dcxgb_adapter.h430 t3_read_reg(adapter_t *adapter, uint32_t reg_addr) function
H A Dcxgb_main.c2267 (void) t3_read_reg(sc, A_PL_INT_ENABLE0);
2393 cause = t3_read_reg(sc, A_SG_INT_CAUSE) & (F_RSPQSTARVE | F_FLEMPTY);
2398 v = t3_read_reg(sc, A_SG_RSPQ_FL_STATUS) & ~0xff00;
2434 cause = t3_read_reg(sc, A_XGM_INT_CAUSE + mac->offset);
2603 edata->val = t3_read_reg(sc, edata->addr);
3188 *p++ = t3_read_reg(ap, start);

Completed in 107 milliseconds