Searched refs:regSCRATCH_REG0 (Results 1 - 7 of 7) sorted by path

/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v11_0.c339 uint32_t scratch = SOC15_REG_OFFSET(GC, 0, regSCRATCH_REG0);
706 reg_access_ctrl->scratch_reg0 = SOC15_REG_OFFSET(GC, 0, regSCRATCH_REG0);
H A Dgfx_v9_4_3.c261 xcc_offset = SOC15_REG_OFFSET(GC, 0, regSCRATCH_REG0);
262 scratch_reg0_offset = SOC15_REG_OFFSET(GC, GET_INST(GC, ring->xcc_id), regSCRATCH_REG0);
1166 reg_access_ctrl->scratch_reg0 = SOC15_REG_OFFSET(GC, GET_INST(GC, xcc_id), regSCRATCH_REG0);
/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h6916 #define regSCRATCH_REG0 0x2040 macro
[all...]
H A Dgc_11_0_3_offset.h7216 #define regSCRATCH_REG0 0x2040 macro
[all...]
H A Dgc_11_5_0_offset.h5683 #define regSCRATCH_REG0 0x2040 macro
[all...]
H A Dgc_9_4_2_offset.h2818 #define regSCRATCH_REG0 0x2040 macro
H A Dgc_9_4_3_offset.h5036 #define regSCRATCH_REG0 0x2040 macro

Completed in 1507 milliseconds