Searched refs:regGCVM_L2_CNTL5 (Results 1 - 8 of 8) sorted by path
| /linux-master/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfxhub_v11_5_0.c | 255 WREG32_SOC15(GC, 0, regGCVM_L2_CNTL5, tmp);
|
| H A D | gfxhub_v3_0.c | 252 WREG32_SOC15(GC, 0, regGCVM_L2_CNTL5, tmp);
|
| H A D | gfxhub_v3_0_3.c | 257 WREG32_SOC15(GC, 0, regGCVM_L2_CNTL5, tmp);
|
| H A D | imu_v11_0.c | 224 IMU_RLC_RAM_GOLDEN_VALUE(GC, 0, regGCVM_L2_CNTL5, 0x00003fe0, 0xe0000000),
307 IMU_RLC_RAM_GOLDEN_VALUE(GC, 0, regGCVM_L2_CNTL5, 0x00003fe0, 0xe0000000),
|
| H A D | imu_v11_0_3.c | 86 IMU_RLC_RAM_GOLDEN_VALUE(GC, 0, regGCVM_L2_CNTL5, 0x00003fe0, 0xe0000000),
|
| /linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_11_0_0_offset.h | 2788 #define regGCVM_L2_CNTL5 0x15da macro
[all...] |
| H A D | gc_11_0_3_offset.h | 2930 #define regGCVM_L2_CNTL5 0x15de macro
[all...] |
| H A D | gc_11_5_0_offset.h | 1917 #define regGCVM_L2_CNTL5 0x15de macro
[all...] |
Completed in 841 milliseconds