Searched refs:regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END (Results 1 - 5 of 5) sorted by path

/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dimu_v11_0.c203 IMU_RLC_RAM_GOLDEN_VALUE(GC, 0, regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END, 0x000fffff, 0xe0000000),
263 IMU_RLC_RAM_GOLDEN_VALUE(GC, 0, regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END, 0x000fffff, 0xe0000000),
H A Dimu_v11_0_3.c55 IMU_RLC_RAM_GOLDEN_VALUE(GC, 0, regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END, 0x000fffff, 0xe0000000),
/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h2702 #define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END 0x15ae macro
[all...]
H A Dgc_11_0_3_offset.h2842 #define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END 0x15ae macro
[all...]
H A Dgc_11_5_0_offset.h1827 #define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END 0x15ae macro
[all...]

Completed in 648 milliseconds