Searched refs:regCM1_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX (Results 1 - 4 of 4) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h4748 #define regCM1_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_4_offset.h5657 #define regCM1_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_5_offset.h4507 #define regCM1_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_6_offset.h4968 #define regCM1_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX 2 macro
[all...]

Completed in 938 milliseconds