Searched refs:regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX (Results 1 - 4 of 4) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h6625 #define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX 0 macro
H A Dgc_9_4_3_offset.h1465 #define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX 0 macro
/linux-master/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_7_offset.h4359 #define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX 0 macro
H A Dmmhub_1_8_0_offset.h2563 #define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX 0 macro

Completed in 783 milliseconds