Searched refs:plltype (Results 1 - 7 of 7) sorted by relevance
/linux-master/drivers/ssb/ |
H A D | driver_chipcommon.c | 392 u32 *plltype, u32 *n, u32 *m) 395 *plltype = (cc->capabilities & SSB_CHIPCO_CAP_PLLT); 396 switch (*plltype) { 415 u32 *plltype, u32 *n, u32 *m) 418 *plltype = (cc->capabilities & SSB_CHIPCO_CAP_PLLT); 419 switch (*plltype) { 606 u32 plltype; local 612 plltype = (cc->capabilities & SSB_CHIPCO_CAP_PLLT); 615 if (plltype == SSB_PLLTYPE_1) { 617 baud_base = ssb_calc_clock_rate(plltype, 391 ssb_chipco_get_clockcpu(struct ssb_chipcommon *cc, u32 *plltype, u32 *n, u32 *m) argument 414 ssb_chipco_get_clockcontrol(struct ssb_chipcommon *cc, u32 *plltype, u32 *n, u32 *m) argument [all...] |
H A D | main.c | 846 u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m) argument 853 switch (plltype) { 877 switch (plltype) { 893 switch (plltype) { 899 if ((plltype == SSB_PLLTYPE_1) || 900 (plltype == SSB_PLLTYPE_3)) 944 u32 plltype; local 951 ssb_extif_get_clockcontrol(&bus->extif, &plltype, 954 ssb_chipco_get_clockcontrol(&bus->chipco, &plltype, 962 rate = ssb_calc_clock_rate(plltype, clkctl_ [all...] |
H A D | ssb_private.h | 160 extern u32 ssb_calc_clock_rate(u32 plltype, u32 n, u32 m);
|
/linux-master/include/linux/ssb/ |
H A D | ssb_driver_extif.h | 172 u32 *plltype, u32 *n, u32 *m); 205 u32 *plltype, u32 *n, u32 *m) 204 ssb_extif_get_clockcontrol(struct ssb_extif *extif, u32 *plltype, u32 *n, u32 *m) argument
|
H A D | ssb_driver_chipcommon.h | 621 u32 *plltype, u32 *n, u32 *m); 623 u32 *plltype, u32 *n, u32 *m);
|
/linux-master/drivers/gpu/drm/nouveau/dispnv04/ |
H A D | hw.c | 164 nouveau_hw_get_pllvals(struct drm_device *dev, enum nvbios_pll_type plltype, argument 174 ret = nvbios_pll_parse(bios, plltype, &pll_lim); 215 nouveau_hw_get_clock(struct drm_device *dev, enum nvbios_pll_type plltype) argument 224 if (plltype == PLL_MEMORY && 235 if (plltype == PLL_MEMORY && 244 ret = nouveau_hw_get_pllvals(dev, plltype, &pllvals);
|
H A D | hw.h | 43 int nouveau_hw_get_pllvals(struct drm_device *, enum nvbios_pll_type plltype, 46 int nouveau_hw_get_clock(struct drm_device *, enum nvbios_pll_type plltype);
|
Completed in 275 milliseconds