Searched refs:num_resets (Results 1 - 25 of 170) sorted by relevance

1234567

/linux-master/drivers/clk/visconti/
H A Dreset.h33 unsigned int num_resets,
H A Dreset.c89 unsigned int num_resets,
102 reset->rcdev.nr_resets = num_resets;
86 visconti_register_reset_controller(struct device *dev, struct regmap *regmap, const struct visconti_reset_data *resets, unsigned int num_resets, const struct reset_control_ops *reset_ops, spinlock_t *lock) argument
/linux-master/drivers/reset/
H A Dreset-zynqmp.c20 u32 num_resets; member in struct:zynqmp_reset_soc_data
83 .num_resets = ZYNQMP_NR_RESETS,
88 .num_resets = VERSAL_NR_RESETS,
93 .num_resets = VERSAL_NET_NR_RESETS,
118 priv->rcdev.nr_resets = priv->data->num_resets;
H A Dreset-qcom-aoss.c20 size_t num_resets; member in struct:qcom_aoss_desc
41 .num_resets = ARRAY_SIZE(sdm845_aoss_resets),
109 data->rcdev.nr_resets = desc->num_resets;
H A Dreset-qcom-pdc.c23 size_t num_resets; member in struct:qcom_pdc_reset_desc
57 .num_resets = ARRAY_SIZE(sdm845_pdc_resets),
78 .num_resets = ARRAY_SIZE(sc7280_pdc_resets),
139 data->rcdev.nr_resets = desc->num_resets;
/linux-master/drivers/clk/actions/
H A Dowl-common.h30 unsigned long num_resets; member in struct:owl_clk_desc
/linux-master/drivers/clk/qcom/
H A Dlpasscc-sc8280xp.c37 .num_resets = ARRAY_SIZE(lpass_audiocc_sc8280xp_resets),
55 .num_resets = ARRAY_SIZE(lpasscc_sc8280xp_resets),
H A Dcommon.h27 size_t num_resets; member in struct:qcom_cc_desc
H A Dq6sstop-qcs404.c139 .num_resets = ARRAY_SIZE(q6sstop_qcs404_resets),
/linux-master/drivers/soc/mediatek/
H A Dmtk-mmsys.c49 .num_resets = 64,
67 .num_resets = 64,
75 .num_resets = 32,
83 .num_resets = 32,
92 .num_resets = ARRAY_SIZE(mmsys_mt8188_vdo0_rst_tb),
101 .num_resets = ARRAY_SIZE(mmsys_mt8188_vdo1_rst_tb),
120 .num_resets = 32,
134 .num_resets = 64,
333 if (id >= mmsys->data->num_resets) {
335 id, mmsys->data->num_resets);
[all...]
/linux-master/drivers/clk/sunxi-ng/
H A Dccu-sun8i-de2.c189 .num_resets = ARRAY_SIZE(sun8i_a83t_de2_resets),
199 .num_resets = ARRAY_SIZE(sun8i_h3_de2_resets),
209 .num_resets = ARRAY_SIZE(sun8i_a83t_de2_resets),
219 .num_resets = ARRAY_SIZE(sun8i_a83t_de2_resets),
229 .num_resets = ARRAY_SIZE(sun50i_a64_de2_resets),
239 .num_resets = ARRAY_SIZE(sun50i_h5_de2_resets),
H A Dccu_common.h54 unsigned long num_resets; member in struct:sunxi_ccu_desc
H A Dccu-sun8i-r.c211 .num_resets = ARRAY_SIZE(sun8i_a83t_r_ccu_resets),
221 .num_resets = ARRAY_SIZE(sun8i_h3_r_ccu_resets),
231 .num_resets = ARRAY_SIZE(sun50i_a64_r_ccu_resets),
H A Dccu-sun20i-d1-r.c110 .num_resets = ARRAY_SIZE(sun20i_d1_r_ccu_resets),
H A Dccu-sun50i-h6-r.c207 .num_resets = ARRAY_SIZE(sun50i_h6_r_ccu_resets),
217 .num_resets = ARRAY_SIZE(sun50i_h616_r_ccu_resets),
H A Dccu-sun50i-a100-r.c187 .num_resets = ARRAY_SIZE(sun50i_a100_r_ccu_resets),
H A Dccu-sun9i-a80-usb.c90 .num_resets = ARRAY_SIZE(sun9i_a80_usb_resets),
/linux-master/drivers/reset/tegra/
H A Dreset-bpmp.c72 bpmp->rstc.nr_resets = bpmp->soc->num_resets;
/linux-master/drivers/char/hw_random/
H A Diproc-rng200.c98 uint32_t num_resets = 0; local
110 if (num_resets >= MAX_RESETS_PER_READ)
114 num_resets++;
/linux-master/drivers/gpu/drm/tegra/
H A Dgr3d.c37 unsigned int num_resets; member in struct:gr3d_soc
179 .num_resets = 2,
185 .num_resets = 4,
191 .num_resets = 2,
470 gr3d->nresets = gr3d->soc->num_resets;
/linux-master/drivers/phy/qualcomm/
H A Dphy-qcom-qmp-usb-legacy.c510 int num_resets; member in struct:qmp_phy_cfg
614 .num_resets = ARRAY_SIZE(msm8996_usb3phy_reset_l),
632 .num_resets = ARRAY_SIZE(sc7180_usb3phy_reset_l),
652 .num_resets = ARRAY_SIZE(msm8996_usb3phy_reset_l),
673 .num_resets = ARRAY_SIZE(msm8996_usb3phy_reset_l),
694 .num_resets = ARRAY_SIZE(msm8996_usb3phy_reset_l),
779 ret = reset_control_bulk_assert(cfg->num_resets, qmp->resets);
785 ret = reset_control_bulk_deassert(cfg->num_resets, qmp->resets);
802 reset_control_bulk_assert(cfg->num_resets, qmp->resets);
814 reset_control_bulk_assert(cfg->num_resets, qm
[all...]
H A Dphy-qcom-qmp-pcie-msm8996.c159 int num_resets; member in struct:qmp_phy_cfg
274 .num_resets = ARRAY_SIZE(msm8996_pciephy_reset_l),
328 ret = reset_control_bulk_assert(cfg->num_resets, qmp->resets);
334 ret = reset_control_bulk_deassert(cfg->num_resets, qmp->resets);
352 reset_control_bulk_assert(cfg->num_resets, qmp->resets);
381 reset_control_bulk_assert(cfg->num_resets, qmp->resets);
551 qmp->resets = devm_kcalloc(dev, cfg->num_resets,
556 for (i = 0; i < cfg->num_resets; i++)
559 ret = devm_reset_control_bulk_get_exclusive(dev, cfg->num_resets, qmp->resets);
H A Dphy-qcom-qmp-usbc.c339 int num_resets; member in struct:qmp_usbc
471 ret = reset_control_bulk_assert(qmp->num_resets, qmp->resets);
477 ret = reset_control_bulk_deassert(qmp->num_resets, qmp->resets);
500 reset_control_bulk_assert(qmp->num_resets, qmp->resets);
512 reset_control_bulk_assert(qmp->num_resets, qmp->resets);
757 int num_resets)
763 qmp->resets = devm_kcalloc(dev, num_resets,
768 for (i = 0; i < num_resets; i++)
771 qmp->num_resets = num_resets;
755 qmp_usbc_reset_init(struct qmp_usbc *qmp, const char *const *reset_list, int num_resets) argument
[all...]
/linux-master/drivers/pci/controller/dwc/
H A Dpcie-qcom.c170 int num_resets; member in struct:qcom_pcie_resources_2_1_0
194 int num_resets; member in struct:qcom_pcie_resources_2_4_0
364 res->num_resets = is_apq ? 5 : 6;
365 ret = devm_reset_control_bulk_get_exclusive(dev, res->num_resets, res->resets);
377 reset_control_bulk_assert(res->num_resets, res->resets);
392 ret = reset_control_bulk_assert(res->num_resets, res->resets);
404 ret = reset_control_bulk_deassert(res->num_resets, res->resets);
689 res->num_resets = is_ipq ? 12 : 6;
691 ret = devm_reset_control_bulk_get_exclusive(dev, res->num_resets, res->resets);
702 reset_control_bulk_assert(res->num_resets, re
[all...]
/linux-master/sound/soc/tegra/
H A Dtegra30_ahub.c492 .num_resets = 11,
497 .num_resets = 13,
502 .num_resets = 21,
533 ahub->nresets = soc_data->num_resets;

Completed in 403 milliseconds

1234567