Searched refs:mp1_state (Results 1 - 19 of 19) sorted by relevance

/linux-master/drivers/gpu/drm/amd/pm/swsmu/
H A Dsmu_cmn.h131 enum pp_mp1_state mp1_state);
H A Dsmu_cmn.c1035 enum pp_mp1_state mp1_state)
1040 switch (mp1_state) {
1034 smu_cmn_set_mp1_state(struct smu_context *smu, enum pp_mp1_state mp1_state) argument
H A Damdgpu_smu.c73 static int smu_set_mp1_state(void *handle, enum pp_mp1_state mp1_state);
2455 enum pp_mp1_state mp1_state)
2465 ret = smu->ppt_funcs->set_mp1_state(smu, mp1_state);
2454 smu_set_mp1_state(void *handle, enum pp_mp1_state mp1_state) argument
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_drv.c2421 adev->mp1_state = PP_MP1_STATE_UNLOAD;
2423 adev->mp1_state = PP_MP1_STATE_NONE;
2713 * By setting mp1_state as PP_MP1_STATE_UNLOAD, MP1 will do some
2720 adev->mp1_state = PP_MP1_STATE_UNLOAD;
2729 adev->mp1_state = PP_MP1_STATE_NONE;
2734 adev->mp1_state = PP_MP1_STATE_NONE;
H A Damdgpu_device.c3405 r = amdgpu_dpm_set_mp1_state(adev, adev->mp1_state);
3408 adev->mp1_state, r);
5442 adev->mp1_state = PP_MP1_STATE_SHUTDOWN;
5445 adev->mp1_state = PP_MP1_STATE_RESET;
5448 adev->mp1_state = PP_MP1_STATE_NONE;
5456 adev->mp1_state = PP_MP1_STATE_NONE;
H A Damdgpu.h1088 enum pp_mp1_state mp1_state; member in struct:amdgpu_device
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Daldebaran_ppt.c1968 enum pp_mp1_state mp1_state)
1970 switch (mp1_state) {
1972 return smu_cmn_set_mp1_state(smu, mp1_state);
1967 aldebaran_set_mp1_state(struct smu_context *smu, enum pp_mp1_state mp1_state) argument
H A Dsmu_v13_0_7_ppt.c2505 enum pp_mp1_state mp1_state)
2509 switch (mp1_state) {
2511 ret = smu_cmn_set_mp1_state(smu, mp1_state);
2504 smu_v13_0_7_set_mp1_state(struct smu_context *smu, enum pp_mp1_state mp1_state) argument
H A Dsmu_v13_0_0_ppt.c2748 enum pp_mp1_state mp1_state)
2752 switch (mp1_state) {
2747 smu_v13_0_0_set_mp1_state(struct smu_context *smu, enum pp_mp1_state mp1_state) argument
/linux-master/drivers/gpu/drm/amd/pm/inc/
H A Damdgpu_dpm.h416 enum pp_mp1_state mp1_state);
/linux-master/drivers/gpu/drm/amd/pm/powerplay/
H A Damd_powerplay.c910 static int pp_dpm_set_mp1_state(void *handle, enum pp_mp1_state mp1_state) argument
921 return hwmgr->hwmgr_func->set_mp1_state(hwmgr, mp1_state);
/linux-master/drivers/gpu/drm/amd/pm/
H A Damdgpu_dpm.c166 enum pp_mp1_state mp1_state)
176 mp1_state);
165 amdgpu_dpm_set_mp1_state(struct amdgpu_device *adev, enum pp_mp1_state mp1_state) argument
/linux-master/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dhwmgr.h359 int (*set_mp1_state)(struct pp_hwmgr *hwmgr, enum pp_mp1_state mp1_state);
/linux-master/drivers/gpu/drm/amd/include/
H A Dkgd_pp_interface.h390 int (*set_mp1_state)(void *handle, enum pp_mp1_state mp1_state);
/linux-master/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Damdgpu_smu.h945 enum pp_mp1_state mp1_state);
/linux-master/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega12_hwmgr.c2832 enum pp_mp1_state mp1_state)
2837 switch (mp1_state) {
2831 vega12_set_mp1_state(struct pp_hwmgr *hwmgr, enum pp_mp1_state mp1_state) argument
H A Dvega20_hwmgr.c3170 enum pp_mp1_state mp1_state)
3175 switch (mp1_state) {
3169 vega20_set_mp1_state(struct pp_hwmgr *hwmgr, enum pp_mp1_state mp1_state) argument
H A Dvega10_hwmgr.c5601 enum pp_mp1_state mp1_state)
5606 switch (mp1_state) {
5600 vega10_set_mp1_state(struct pp_hwmgr *hwmgr, enum pp_mp1_state mp1_state) argument
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dsienna_cichlid_ppt.c4205 enum pp_mp1_state mp1_state)
4209 switch (mp1_state) {
4211 ret = smu_cmn_set_mp1_state(smu, mp1_state);
4204 sienna_cichlid_set_mp1_state(struct smu_context *smu, enum pp_mp1_state mp1_state) argument

Completed in 591 milliseconds