Searched refs:imx_clk_hw_divider_gate (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/clk/imx/
H A Dclk-imx7ulp.c102 hws[IMX7ULP_CLK_SPLL_BUS_CLK] = imx_clk_hw_divider_gate("spll_bus_clk", "spll_sel", CLK_SET_RATE_GATE, base + 0x604, 8, 3, 0, ulp_div_table, &imx_ccm_lock);
115 hws[IMX7ULP_CLK_DDR_DIV] = imx_clk_hw_divider_gate("ddr_clk", "ddr_sel", CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, base + 0x30, 0, 3,
124 hws[IMX7ULP_CLK_SOSC_BUS_CLK] = imx_clk_hw_divider_gate("sosc_bus_clk", "sosc", 0, base + 0x104, 8, 3,
126 hws[IMX7ULP_CLK_FIRC_BUS_CLK] = imx_clk_hw_divider_gate("firc_bus_clk", "firc", 0, base + 0x304, 8, 3,
H A Dclk-divider-gate.c176 struct clk_hw *imx_clk_hw_divider_gate(const char *name, const char *parent_name, function
H A Dclk.h477 struct clk_hw *imx_clk_hw_divider_gate(const char *name, const char *parent_name,

Completed in 126 milliseconds