Searched refs:hdcp_parents (Results 1 - 6 of 6) sorted by path

/linux-master/drivers/clk/mediatek/
H A Dclk-mt2712.c442 static const char * const hdcp_parents[] = { variable
704 MUX_GATE(CLK_TOP_HDCP_SEL, "hdcp_sel", hdcp_parents, 0x0d0, 8, 2, 15),
H A Dclk-mt8173-topckgen.c377 static const char * const hdcp_parents[] = { variable
600 MUX_GATE(CLK_TOP_HDCP_SEL, "hdcp_sel", hdcp_parents, 0x00d0, 8, 2, 15),
H A Dclk-mt8188-topckgen.c732 static const char * const hdcp_parents[] = { variable
1109 hdcp_parents, 0x0D4, 0x0D8, 0x0DC, 16, 4, 23, 0x08, 30),
H A Dclk-mt8195-topckgen.c625 static const char * const hdcp_parents[] = { variable
1065 hdcp_parents, 0x0104, 0x0108, 0x010C, 0, 2, 7, 0x0C, 12),
/linux-master/drivers/clk/sunxi-ng/
H A Dccu-sun50i-h6.c748 static const char * const hdcp_parents[] = { "pll-periph0", "pll-periph1" }; variable
749 static SUNXI_CCU_M_WITH_MUX_GATE(hdcp_clk, "hdcp", hdcp_parents, 0xc40,
H A Dccu-sun50i-h616.c669 static const char * const hdcp_parents[] = { "pll-periph0", "pll-periph1" }; variable
670 static SUNXI_CCU_M_WITH_MUX_GATE(hdcp_clk, "hdcp", hdcp_parents, 0xc40,

Completed in 211 milliseconds