Searched refs:fp_vert_regs (Results 1 - 5 of 5) sorted by relevance

/linux-master/drivers/gpu/drm/nouveau/dispnv04/
H A Ddfp.c314 regp->fp_vert_regs[FP_DISPLAY_END] = output_mode->vdisplay - 1;
315 regp->fp_vert_regs[FP_TOTAL] = output_mode->vtotal - 1;
316 regp->fp_vert_regs[FP_CRTC] = output_mode->vtotal - 5 - 1;
317 regp->fp_vert_regs[FP_SYNC_START] = output_mode->vsync_start - 1;
318 regp->fp_vert_regs[FP_SYNC_END] = output_mode->vsync_end - 1;
319 regp->fp_vert_regs[FP_VALID_START] = 0;
320 regp->fp_vert_regs[FP_VALID_END] = output_mode->vdisplay - 1;
412 regp->fp_vert_regs[FP_VALID_START] += diff / 2;
413 regp->fp_vert_regs[FP_VALID_END] -= diff / 2;
H A Ddisp.h57 uint32_t fp_vert_regs[7]; member in struct:nv04_crtc_reg
H A Dtvnv17.c542 regs->fp_vert_regs[FP_DISPLAY_END] = output_mode->vdisplay - 1;
543 regs->fp_vert_regs[FP_TOTAL] = output_mode->vtotal - 1;
544 regs->fp_vert_regs[FP_SYNC_START] =
546 regs->fp_vert_regs[FP_SYNC_END] = output_mode->vsync_end - 1;
547 regs->fp_vert_regs[FP_CRTC] = output_mode->vdisplay - 1;
H A Dtvmodesnv17.c573 regs->fp_vert_regs[FP_VALID_START] = vmargin;
574 regs->fp_vert_regs[FP_VALID_END] = output_mode->vdisplay - vmargin - 1;
586 regs->fp_vert_regs[FP_VALID_START]);
588 regs->fp_vert_regs[FP_VALID_END]);
H A Dhw.c429 regp->fp_vert_regs[i] = NVReadRAMDAC(dev, head, ramdac_reg);
507 NVWriteRAMDAC(dev, head, ramdac_reg, regp->fp_vert_regs[i]);

Completed in 142 milliseconds