/linux-master/drivers/clk/ti/ |
H A D | clk-dra7-atl.c | 56 struct dra7_atl_desc *cdesc; member in struct:dra7_atl_clock_info 74 struct dra7_atl_desc *cdesc = to_atl_desc(hw); local 76 if (!cdesc->probed) 79 if (unlikely(!cdesc->valid)) 80 dev_warn(cdesc->cinfo->dev, "atl%d has not been configured\n", 81 cdesc->id); 82 pm_runtime_get_sync(cdesc->cinfo->dev); 84 atl_write(cdesc->cinfo, DRA7_ATL_ATLCR_REG(cdesc->id), 85 cdesc 96 struct dra7_atl_desc *cdesc = to_atl_desc(hw); local 110 struct dra7_atl_desc *cdesc = to_atl_desc(hw); local 118 struct dra7_atl_desc *cdesc = to_atl_desc(hw); local 138 struct dra7_atl_desc *cdesc; local 227 struct dra7_atl_desc *cdesc; local [all...] |
/linux-master/arch/loongarch/mm/ |
H A D | cache.c | 48 struct cache_desc *cdesc = current_cpu_data.cache_leaves + leaf; local 50 nr_nodes = cache_private(cdesc) ? 1 : loongson_sysconf.nr_nodes; 53 for (i = 0; i < cdesc->sets; i++) { 54 for (j = 0; j < cdesc->ways; j++) { 59 addr -= cdesc->ways; 60 addr += cdesc->linesz; 69 struct cache_desc *cdesc = current_cpu_data.cache_leaves; local 73 if (cache_inclusive(cdesc + leaf)) { 94 #define populate_cache_properties(cfg0, cdesc, level, leaf) \ 100 cdesc 119 struct cache_desc *cdesc = current_cpu_data.cache_leaves; local [all...] |
/linux-master/drivers/crypto/inside-secure/ |
H A D | safexcel_ring.c | 18 struct safexcel_command_desc *cdesc; local 48 cdesc = cdr->base; 51 cdesc->atok_lo = lower_32_bits(atok); 52 cdesc->atok_hi = upper_32_bits(atok); 53 cdesc = (void *)cdesc + cdr->offset; 187 struct safexcel_command_desc *cdesc; local 189 cdesc = safexcel_ring_next_cwptr(priv, &priv->ring[ring_id].cdr, 191 if (IS_ERR(cdesc)) 192 return cdesc; [all...] |
H A D | safexcel_cipher.c | 78 struct safexcel_command_desc *cdesc) 81 cdesc->control_data.options |= EIP197_OPTION_4_TOKEN_IV_CMD; 83 cdesc->control_data.token[0] = ctx->nonce; 85 memcpy(&cdesc->control_data.token[1], iv, 8); 87 cdesc->control_data.token[3] = 92 cdesc->control_data.options |= EIP197_OPTION_4_TOKEN_IV_CMD; 94 memcpy(&cdesc->control_data.token[0], &iv[4], 12); 96 cdesc->control_data.token[3] = *(u32 *)iv; 100 cdesc->control_data.options |= ctx->ivmask; 101 memcpy(cdesc 77 safexcel_skcipher_iv(struct safexcel_cipher_ctx *ctx, u8 *iv, struct safexcel_command_desc *cdesc) argument 105 safexcel_skcipher_token(struct safexcel_cipher_ctx *ctx, u8 *iv, struct safexcel_command_desc *cdesc, struct safexcel_token *atoken, u32 length) argument 134 safexcel_aead_iv(struct safexcel_cipher_ctx *ctx, u8 *iv, struct safexcel_command_desc *cdesc) argument 160 safexcel_aead_token(struct safexcel_cipher_ctx *ctx, u8 *iv, struct safexcel_command_desc *cdesc, struct safexcel_token *atoken, enum safexcel_cipher_direction direction, u32 cryptlen, u32 assoclen, u32 digestsize) argument 505 safexcel_context_control(struct safexcel_cipher_ctx *ctx, struct crypto_async_request *async, struct safexcel_cipher_req *sreq, struct safexcel_command_desc *cdesc) argument 684 struct safexcel_command_desc *cdesc; local [all...] |
H A D | safexcel.c | 824 int ret, nreq = 0, cdesc = 0, rdesc = 0, commands, results; local 862 cdesc += commands; 894 writel((cdesc * priv->config.cd_offset), 960 struct safexcel_command_desc *cdesc; local 964 cdesc = safexcel_ring_next_rptr(priv, &priv->ring[ring].cdr); 965 if (IS_ERR(cdesc)) { 970 } while (!cdesc->last_seg); 977 struct safexcel_command_desc *cdesc; local 983 cdesc = safexcel_add_cdesc(priv, ring, true, true, 0, 0, 0, ctxr_dma, 985 if (IS_ERR(cdesc)) [all...] |
H A D | safexcel_hash.c | 75 static void safexcel_hash_token(struct safexcel_command_desc *cdesc, argument 80 (struct safexcel_token *)cdesc->control_data.token; 110 struct safexcel_command_desc *cdesc) 115 cdesc->control_data.control0 = ctx->alg; 116 cdesc->control_data.control1 = 0; 130 cdesc->control_data.control0 |= 137 cdesc->control_data.control0 |= 146 cdesc->control_data.control0 |= req->digest | 152 cdesc->control_data.control0 |= req->digest | 188 cdesc 108 safexcel_context_control(struct safexcel_ahash_ctx *ctx, struct safexcel_ahash_req *req, struct safexcel_command_desc *cdesc) argument 318 struct safexcel_command_desc *cdesc, *first_cdesc = NULL; local [all...] |
/linux-master/arch/loongarch/include/asm/ |
H A D | cacheflush.h | 12 static inline bool cache_present(struct cache_desc *cdesc) argument 14 return cdesc->flags & CACHE_PRESENT; 17 static inline bool cache_private(struct cache_desc *cdesc) argument 19 return cdesc->flags & CACHE_PRIVATE; 22 static inline bool cache_inclusive(struct cache_desc *cdesc) argument 24 return cdesc->flags & CACHE_INCLUSIVE;
|
/linux-master/drivers/net/ethernet/amazon/ena/ |
H A D | ena_eth_com.c | 11 struct ena_eth_io_rx_cdesc_base *cdesc; local 18 cdesc = (struct ena_eth_io_rx_cdesc_base *)(io_cq->cdesc_addr.virt_addr 21 desc_phase = (READ_ONCE(cdesc->status) & ENA_ETH_IO_RX_CDESC_BASE_PHASE_MASK) >> 32 return cdesc; 235 struct ena_eth_io_rx_cdesc_base *cdesc; local 240 cdesc = ena_com_get_next_rx_cdesc(io_cq); 241 if (!cdesc) 246 last = (READ_ONCE(cdesc->status) & ENA_ETH_IO_RX_CDESC_BASE_LAST_MASK) >> 344 struct ena_eth_io_rx_cdesc_base *cdesc) 346 ena_rx_ctx->l3_proto = cdesc 342 ena_com_rx_set_flags(struct ena_com_io_cq *io_cq, struct ena_com_rx_ctx *ena_rx_ctx, struct ena_eth_io_rx_cdesc_base *cdesc) argument 537 struct ena_eth_io_rx_cdesc_base *cdesc = NULL; local 630 struct ena_eth_io_rx_cdesc_base *cdesc; local [all...] |
H A D | ena_eth_com.h | 204 struct ena_eth_io_tx_cdesc *cdesc; local 210 cdesc = (struct ena_eth_io_tx_cdesc *) 218 cdesc_phase = READ_ONCE(cdesc->flags) & ENA_ETH_IO_TX_CDESC_PHASE_MASK; 224 *req_id = READ_ONCE(cdesc->req_id); 227 cdesc->req_id);
|
/linux-master/drivers/usb/core/ |
H A D | of.c | 60 struct usb_config_descriptor *cdesc; local 69 cdesc = &udev->config->desc; 70 if (cdesc->bNumInterfaces == 1)
|
/linux-master/arch/loongarch/kernel/ |
H A D | cacheinfo.c | 67 struct cache_desc *cd, *cdesc = current_cpu_data.cache_leaves; local 70 cd = cdesc + i;
|
/linux-master/drivers/net/ethernet/mellanox/mlxfw/ |
H A D | mlxfw_mfa2.c | 189 const struct mlxfw_mfa2_tlv_component_descriptor *cdesc; local 211 cdesc = mlxfw_mfa2_tlv_component_descriptor_get(mfa2_file, tlv); 212 if (!cdesc) { 217 pr_debug(" -- Component type %d\n", be16_to_cpu(cdesc->identifier)); 219 ((u64) be32_to_cpu(cdesc->cb_offset_h) << 32) 220 | be32_to_cpu(cdesc->cb_offset_l), be32_to_cpu(cdesc->size));
|
/linux-master/drivers/net/ethernet/altera/ |
H A D | altera_sgdma.c | 172 struct sgdma_descrip __iomem *cdesc = &descbase[0]; local 179 sgdma_setup_descrip(cdesc, /* current descriptor */ 189 sgdma_async_write(priv, cdesc); 341 struct sgdma_descrip __iomem *cdesc = &descbase[0]; local 352 sgdma_setup_descrip(cdesc, /* current descriptor */ 367 csrwr32(lower_32_bits(sgdma_rxphysaddr(priv, cdesc)),
|
/linux-master/drivers/net/ethernet/intel/ice/ |
H A D | ice_txrx.c | 2413 struct ice_tx_ctx_desc *cdesc; local 2417 cdesc = ICE_TX_CTX_DESC(tx_ring, i); 2422 cdesc->tunneling_params = cpu_to_le32(offload.cd_tunnel_params); 2423 cdesc->l2tag2 = cpu_to_le16(offload.cd_l2tag2); 2424 cdesc->rsvd = cpu_to_le16(0); 2425 cdesc->qw1 = cpu_to_le64(offload.cd_qw1);
|
/linux-master/drivers/usb/gadget/function/ |
H A D | f_midi2.c | 1860 struct usb_ms20_endpoint_descriptor_32 *cdesc) 1864 cdesc->bLength = USB_DT_MS20_ENDPOINT_SIZE(ep->num_blks); 1865 cdesc->bDescriptorType = USB_DT_CS_ENDPOINT; 1866 cdesc->bDescriptorSubtype = USB_MS_GENERAL_2_0; 1867 cdesc->bNumGrpTrmBlock = ep->num_blks; 1869 cdesc->baAssoGrpTrmBlkID[blk] = ep->blks[blk].gtb_id; 1859 fill_midi2_class_desc(struct f_midi2_ep *ep, struct usb_ms20_endpoint_descriptor_32 *cdesc) argument
|