Searched refs:bus_hz (Results 1 - 9 of 9) sorted by relevance
/u-boot/drivers/mmc/ |
H A D | ftsdc010_mci.h | 26 unsigned int bus_hz; member in struct:ftsdc010_chip
|
H A D | socfpga_dw_mmc.c | 99 host->bus_hz = clk_get_rate(&clk); 103 host->bus_hz = cm_get_mmc_controller_clk_hz(); 105 if (host->bus_hz == 0) { 167 dwmci_setup_cfg(&plat->cfg, host, host->bus_hz, 400000); 171 ret = add_dwmci(host, host->bus_hz, 400000);
|
H A D | hi6220_dw_mmc.c | 96 host->bus_hz = mmc_data->clock; 116 host->bus_hz = clk_get_rate(priv->clks[HI6220_DWMMC_CLK_CIU]); 117 if (host->bus_hz <= 0) { 122 dev_dbg(dev, "bus clock rate: %d.\n", host->bus_hz); 124 dwmci_setup_cfg(&plat->cfg, host, host->bus_hz, 400000);
|
H A D | snps_dw_mmc.c | 50 host->bus_hz = clk_get_rate(&clk_ciu); 51 if (host->bus_hz < CLOCK_MIN) { 103 * host->bus_hz in probe() instead. 147 clock_max = host->bus_hz; 149 clock_max = min_t(unsigned int, host->bus_hz, priv->f_max);
|
H A D | ca_dw_mmc.c | 49 if (host->bus_hz >= 200000000) 51 else if (host->bus_hz >= 100000000) 102 host->bus_hz = dev_read_u32_default(dev, "max-frequency", 50000000); 136 dwmci_setup_cfg(&plat->cfg, host, host->bus_hz, MIN_FREQ);
|
H A D | gen_atmel_mci.c | 98 u32 bus_hz = priv->bus_clk_rate; local 104 u32 bus_hz = get_mci_clk_rate(); local 113 debug("mci: bus_hz is %u, setting clock %u Hz, block size %u\n", 114 bus_hz, hz, blklen); 117 clkdiv = DIV_ROUND_UP(bus_hz, hz) - 2; 125 bus_hz / (clkdiv * 2 + clkodd + 2), blklen); 129 if ((bus_hz / (clkdiv + 1) / 2) <= hz) 133 (bus_hz / (clkdiv + 1)) / 2, blklen); 138 priv->curr_clk = bus_hz / (clkdiv * 2 + clkodd + 2); 140 priv->curr_clk = (bus_hz / (clkdi [all...] |
H A D | exynos_dw_mmc.c | 107 if (host->bus_hz) 108 freq = host->bus_hz; 204 host->bus_hz = fdtdec_get_int(blob, node, "bus_hz", 0);
|
H A D | dw_mmc.c | 411 * then assume that host->bus_hz is source clock value. 412 * host->bus_hz should be set by user. 416 else if (host->bus_hz) 417 sclk = host->bus_hz;
|
/u-boot/include/ |
H A D | dwmmc.h | 152 * @bus_hz: Bus speed in Hz, if @get_mmc_clk() is NULL 168 unsigned int bus_hz; member in struct:dwmci_host
|
Completed in 67 milliseconds