Searched refs:REG_CTRL (Results 1 - 11 of 11) sorted by relevance

/linux-master/drivers/pwm/
H A Dpwm-vt8500.c28 #define REG_CTRL(pwm) (((pwm) << 4) + 0x00) macro
117 val = readl(vt8500->base + REG_CTRL(pwm->hwpwm));
119 writel(val, vt8500->base + REG_CTRL(pwm->hwpwm));
138 val = readl(vt8500->base + REG_CTRL(pwm->hwpwm));
140 writel(val, vt8500->base + REG_CTRL(pwm->hwpwm));
151 val = readl(vt8500->base + REG_CTRL(pwm->hwpwm));
153 writel(val, vt8500->base + REG_CTRL(pwm->hwpwm));
166 val = readl(vt8500->base + REG_CTRL(pwm->hwpwm));
173 writel(val, vt8500->base + REG_CTRL(pwm->hwpwm));
/linux-master/drivers/rtc/
H A Drtc-ssd202d.c18 #define REG_CTRL 0x0 macro
158 ssd202d_rtc_read_reg(priv, REG_CTRL, SW0_RD_BIT, &sw0);
163 ssd202d_rtc_read_reg(priv, REG_CTRL, BASE_RD_BIT, &base);
180 val = readw(priv->base + REG_CTRL);
181 writew(val | CNT_RST_BIT, priv->base + REG_CTRL);
183 writew(val & ~CNT_RST_BIT, priv->base + REG_CTRL);
194 ssd202d_rtc_write_reg(priv, REG_CTRL, BASE_WR_BIT, seconds);
196 ssd202d_rtc_write_reg(priv, REG_CTRL, SW0_WR_BIT, 1);
/linux-master/drivers/phy/amlogic/
H A Dphy-meson8b-usb2.c27 #define REG_CTRL 0x04 macro
172 regmap_update_bits(priv->regmap, REG_CTRL, REG_CTRL_REF_CLK_SEL_MASK,
175 regmap_update_bits(priv->regmap, REG_CTRL, REG_CTRL_FSEL_MASK,
179 regmap_update_bits(priv->regmap, REG_CTRL, REG_CTRL_POWER_ON_RESET,
182 regmap_update_bits(priv->regmap, REG_CTRL, REG_CTRL_POWER_ON_RESET, 0);
185 regmap_update_bits(priv->regmap, REG_CTRL, REG_CTRL_SOF_TOGGLE_OUT,
227 regmap_update_bits(priv->regmap, REG_CTRL, REG_CTRL_POWER_ON_RESET,
/linux-master/drivers/i2c/busses/
H A Di2c-meson.c22 #define REG_CTRL 0x00 macro
170 meson_i2c_set_mask(i2c, REG_CTRL, REG_CTRL_CLKDIV_MASK,
173 meson_i2c_set_mask(i2c, REG_CTRL, REG_CTRL_CLKDIVEXT_MASK,
202 meson_i2c_set_mask(i2c, REG_CTRL, REG_CTRL_CLKDIV_MASK,
205 meson_i2c_set_mask(i2c, REG_CTRL, REG_CTRL_CLKDIVEXT_MASK,
310 meson_i2c_set_mask(i2c, REG_CTRL, REG_CTRL_START, 0);
311 ctrl = readl(i2c->regs + REG_CTRL);
330 meson_i2c_set_mask(i2c, REG_CTRL, REG_CTRL_START, REG_CTRL_START);
368 meson_i2c_set_mask(i2c, REG_CTRL, REG_CTRL_ACK_IGNORE, flags);
380 meson_i2c_set_mask(i2c, REG_CTRL, REG_CTRL_STAR
[all...]
/linux-master/drivers/video/backlight/
H A Dlm3630a_bl.c19 #define REG_CTRL 0x00 macro
101 rval |= lm3630a_update(pchip, REG_CTRL, 0x14, pdata->leda_ctrl);
102 rval |= lm3630a_update(pchip, REG_CTRL, 0x0B, pdata->ledb_ctrl);
139 rval = lm3630a_update(pchip, REG_CTRL, 0x80, 0x00);
200 ret = lm3630a_update(pchip, REG_CTRL, 0x80, 0x00);
209 ret |= lm3630a_update(pchip, REG_CTRL, LM3630A_LEDA_ENABLE, 0);
211 ret |= lm3630a_update(pchip, REG_CTRL,
241 rval = lm3630a_update(pchip, REG_CTRL, 0x80, 0x00);
275 ret = lm3630a_update(pchip, REG_CTRL, 0x80, 0x00);
284 ret |= lm3630a_update(pchip, REG_CTRL, LM3630A_LEDB_ENABL
[all...]
/linux-master/drivers/clk/
H A Dclk-apple-nco.c23 #define REG_CTRL 0 macro
82 val = readl_relaxed(chan->base + REG_CTRL);
83 writel_relaxed(val | CTRL_ENABLE, chan->base + REG_CTRL);
91 val = readl_relaxed(chan->base + REG_CTRL);
92 writel_relaxed(val & ~CTRL_ENABLE, chan->base + REG_CTRL);
99 return (readl_relaxed(chan->base + REG_CTRL) & CTRL_ENABLE) != 0;
/linux-master/drivers/mfd/
H A Dti_am335x_tscadc.c261 regmap_write(tscadc->regmap, REG_CTRL, tscadc->ctrl);
266 regmap_write(tscadc->regmap, REG_CTRL, tscadc->ctrl | CNTRLREG_SSENB);
326 regmap_read(tscadc->regmap, REG_CTRL, &ctrl);
329 regmap_write(tscadc->regmap, REG_CTRL, ctrl);
343 regmap_write(tscadc->regmap, REG_CTRL, tscadc->ctrl);
345 regmap_write(tscadc->regmap, REG_CTRL, tscadc->ctrl | CNTRLREG_SSENB);
/linux-master/drivers/video/fbdev/
H A Dxilinxfb.c56 * i.e. REG_CTRL. So this is taken care in the function
62 #define REG_CTRL 1 macro
234 xilinx_fb_out32(drvdata, REG_CTRL, drvdata->reg_ctrl_default);
242 xilinx_fb_out32(drvdata, REG_CTRL, 0);
312 xilinx_fb_out32(drvdata, REG_CTRL, drvdata->reg_ctrl_default);
369 xilinx_fb_out32(drvdata, REG_CTRL, 0);
393 xilinx_fb_out32(drvdata, REG_CTRL, 0);
/linux-master/drivers/iio/adc/
H A Dti_am335x_adc.c164 config = tiadc_readl(adc_dev, REG_CTRL);
166 tiadc_writel(adc_dev, REG_CTRL, config);
180 tiadc_writel(adc_dev, REG_CTRL, (config | CNTRLREG_SSENB));
710 idle = tiadc_readl(adc_dev, REG_CTRL);
712 tiadc_writel(adc_dev, REG_CTRL, idle | CNTRLREG_POWERDOWN);
724 restore = tiadc_readl(adc_dev, REG_CTRL);
726 tiadc_writel(adc_dev, REG_CTRL, restore);
/linux-master/drivers/spi/
H A Dspi-meson-spifc.c24 #define REG_CTRL 0x08 macro
254 regmap_update_bits(spifc->regmap, REG_CTRL, CTRL_ENABLE_AHB, 0);
264 regmap_update_bits(spifc->regmap, REG_CTRL, CTRL_ENABLE_AHB,
/linux-master/include/linux/mfd/
H A Dti_am335x_tscadc.h22 #define REG_CTRL 0x040 macro

Completed in 319 milliseconds