Searched refs:MPU_MOD (Results 1 - 7 of 7) sorted by last modified time

/linux-master/arch/arm/mach-omap2/
H A Dsleep34xx.S31 #define PM_PWSTCTRL_MPU_P OMAP3430_PRM_BASE + MPU_MOD + OMAP2_PM_PWSTCTRL
H A Dprm3xxx.c361 omap2_prm_write_mod_reg(0xffffffff, MPU_MOD, OMAP2_RM_RSTST);
H A Dprcm-common.h23 #define MPU_MOD 0x100 macro
H A Dcm2xxx.c274 omap2_cm_write_mod_reg(mpu, MPU_MOD, CM_CLKSEL);
H A Dpowerdomains3xxx_data.c55 .prcm_offs = MPU_MOD,
71 .prcm_offs = MPU_MOD,
308 .prcm_offs = MPU_MOD,
H A Dpowerdomains2xxx_data.c43 .prcm_offs = MPU_MOD,
H A Dcm3xxx.c458 omap2_cm_read_mod_reg(MPU_MOD, CM_AUTOIDLE2);
462 omap2_cm_read_mod_reg(MPU_MOD, OMAP2_CM_CLKSTCTRL);
586 omap2_cm_write_mod_reg(cm_context.mpu_cm_autoidle2, MPU_MOD,
590 omap2_cm_write_mod_reg(cm_context.mpu_cm_clkstctrl, MPU_MOD,
652 *ptr++ = omap2_cm_read_mod_reg(MPU_MOD, OMAP3430_CM_CLKEN_PLL);
653 *ptr++ = omap2_cm_read_mod_reg(MPU_MOD, OMAP3430_CM_AUTOIDLE_PLL);
654 *ptr++ = omap2_cm_read_mod_reg(MPU_MOD, OMAP3430_CM_CLKSEL1_PLL);
655 *ptr++ = omap2_cm_read_mod_reg(MPU_MOD, OMAP3430_CM_CLKSEL2_PLL);

Completed in 158 milliseconds