Searched refs:MC_SEQ_MISC0_GDDR5_MASK (Results 1 - 12 of 12) sorted by relevance

/linux-master/drivers/gpu/drm/radeon/
H A Dbtcd.h121 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Dnid.h211 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
792 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Drv770d.h287 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Dsid.h559 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Dcikd.h684 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
H A Dni.c652 mem_type = (RREG32(MC_SEQ_MISC0) & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT;
H A Drv770_dpm.c1598 if (((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT) ==
H A Dci_dpm.c5056 if (((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT) ==
H A Dsi_dpm.c3148 is_memory_gddr5 = (MC_SEQ_MISC0_GDDR5_VALUE == ((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT));
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dsid.h560 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
/linux-master/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu7_hwmgr.c80 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000 macro
/linux-master/drivers/gpu/drm/amd/pm/legacy-dpm/
H A Dsi_dpm.c3665 is_memory_gddr5 = (MC_SEQ_MISC0_GDDR5_VALUE == ((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT));

Completed in 781 milliseconds