Searched refs:BIT_12 (Results 1 - 5 of 5) sorted by relevance

/freebsd-11-stable/sys/dev/msk/
H A Dif_mskreg.h178 #define BIT_12 (1 << 12) macro
281 #define PCI_DIS_MRM BIT_12 /* Disable Mem Read Multiple */
334 #define PCI_ASPM_CLKRUN_REQUEST BIT_12 /* CLKRUN Request (A1 only) */
407 #define PEX_LS_SLOT_CLK_CFG BIT_12 /* Slot Clock Config */
420 #define PEX_POIS_TLP BIT_12 /* Poisoned TLP */
790 #define Y2_ASF_DISABLE BIT_12 /* ASF Unit Disable (YUKON-2 only) */
833 #define Y2_IS_IRQ_PHY2 BIT_12 /* Interrupt from PHY 2 */
868 #define Y2_IS_PAR_WR2 BIT_12 /* Write RAM parity error interrupt */
1101 #define BMU_DIS_RX_CHKSUM BIT_12 /* Disable Rx TCP/IP Checksum Check */
1123 #define BMU_TX_IPIDINCR_OFF BIT_12 /* Disabl
[all...]
/freebsd-11-stable/sys/dev/qlxge/
H A Dqls_hw.h51 #define BIT_12 (0x1 << 12) macro
66 #define BIT_12 (0x1 << 12) macro
208 #define Q81_CTL_FUNC_SPECIFIC_DSB BIT_12
271 #define Q81_CTL_STATUS_NFE BIT_12
488 #define Q81_CTL_RD_VLAN_FILTER_PASS BIT_12
591 #define Q81_RSS_ICB_FLAGS_RI4 BIT_12
872 #define Q81_RX_FLAGS1_V6 BIT_12
/freebsd-11-stable/sys/dev/qlxgb/
H A Dqla_def.h50 #define BIT_12 (0x1 << 12) macro
/freebsd-11-stable/sys/dev/qlxgbe/
H A Dql_def.h50 #define BIT_12 (0x1 << 12) macro
H A Dql_hw.h1031 #define Q8_GET_LINK_STAT_CFG_BITS_FEC_ENABLED BIT_12

Completed in 202 milliseconds