Searched refs:AR_INTR_ASYNC_MASK (Results 1 - 7 of 7) sorted by path

/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/contrib/ath_hal/ar9300/
H A Dar9300_attach.c4128 AR_HOSTIF_REG(ah, AR_INTR_ASYNC_MASK) =
4235 AR_HOSTIF_REG(ah, AR_INTR_ASYNC_MASK) =
H A Dar9300_gpio.c439 regs[1] = AR_HOSTIF_REG(ah, AR_INTR_ASYNC_MASK);
624 "AR_INTR_ASYNC_MASK: 0x%08X\n",
625 OS_REG_READ(ah, AR_HOSTIF_REG(ah, AR_INTR_ASYNC_MASK)));
H A Dar9300_interrupts.c688 OS_REG_WRITE(ah, AR_HOSTIF_REG(ah, AR_INTR_ASYNC_MASK), mask);
H A Dar9300.h730 u_int32_t AR_INTR_ASYNC_MASK; member in struct:ath_hal_9300::__anon10
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5416/
H A Dar5416_gpio.c224 mask = MS(OS_REG_READ(ah, AR_INTR_ASYNC_MASK),
226 OS_REG_RMW_FIELD(ah, AR_INTR_ASYNC_MASK,
263 mask = MS(OS_REG_READ(ah, AR_INTR_ASYNC_MASK),
265 OS_REG_RMW_FIELD(ah, AR_INTR_ASYNC_MASK,
H A Dar5416_interrupts.c368 OS_REG_WRITE(ah, AR_INTR_ASYNC_MASK, mask);
H A Dar5416reg.h42 #define AR_INTR_ASYNC_MASK 0x4030 /* asynchronous interrupt mask */ macro

Completed in 79 milliseconds