Searched refs:tdllk (Results 1 - 4 of 4) sorted by relevance

/u-boot/drivers/ddr/marvell/a38x/
H A Dmv_ddr4_training_db.c337 static int mv_ddr_tdllk_get(unsigned int freq, unsigned int *tdllk) argument
340 *tdllk = MV_DDR_TDLLK_DDR4_3200;
342 *tdllk = MV_DDR_TDLLK_DDR4_2933;
344 *tdllk = MV_DDR_TDLLK_DDR4_2666;
346 *tdllk = MV_DDR_TDLLK_DDR4_2400;
348 *tdllk = MV_DDR_TDLLK_DDR4_2133;
350 *tdllk = MV_DDR_TDLLK_DDR4_1866;
352 *tdllk = MV_DDR_TDLLK_DDR4_1600;
/u-boot/arch/arm/mach-imx/mx6/
H A Dddr.c1289 u16 tdllk = 0x1ff; /* DLL locking time: 512 cycles (JEDEC DDR3) */ local
1424 debug("tdllk=%d\n", tdllk);
1502 mmdc0->mdcfg2 = (tdllk << 16) | (trtp << 6) | (twtr << 3) | trrd;
/u-boot/arch/mips/mach-octeon/include/mach/
H A Dcvmx-lmcx-defs.h4064 uint64_t tdllk:4; member in struct:cvmx_lmcx_timing_params0::cvmx_lmcx_timing_params0_cn61xx
4078 uint64_t tdllk:4; member in struct:cvmx_lmcx_timing_params0::cvmx_lmcx_timing_params0_cn63xxp1
4094 uint64_t tdllk:4; member in struct:cvmx_lmcx_timing_params0::cvmx_lmcx_timing_params0_cn70xx
4109 uint64_t tdllk:4; member in struct:cvmx_lmcx_timing_params0::cvmx_lmcx_timing_params0_cn73xx
/u-boot/drivers/ram/octeon/
H A Docteon3_lmc.c2948 tp0.cn78xx.tdllk = divide_roundup(DDR4_TDLLK, 256);
2962 tp0.cn78xx.tdllk = divide_roundup(DDR3_TDLLK, 256);

Completed in 85 milliseconds