Searched refs:reset_n (Results 1 - 2 of 2) sorted by relevance
| /u-boot/arch/mips/mach-octeon/include/mach/ | ||
| H A D | cvmx-lmcx-defs.h | 1191 uint64_t reset_n:1; member in struct:cvmx_lmcx_ddr_pll_ctl::cvmx_lmcx_ddr_pll_ctl_s 1204 uint64_t reset_n:1; member in struct:cvmx_lmcx_ddr_pll_ctl::cvmx_lmcx_ddr_pll_ctl_cn61xx 1224 uint64_t reset_n:1; member in struct:cvmx_lmcx_ddr_pll_ctl::cvmx_lmcx_ddr_pll_ctl_cn70xx 1244 uint64_t reset_n:1; member in struct:cvmx_lmcx_ddr_pll_ctl::cvmx_lmcx_ddr_pll_ctl_cn73xx 3090 uint64_t reset_n:1; member in struct:cvmx_lmcx_pll_ctl::cvmx_lmcx_pll_ctl_s 3105 uint64_t reset_n:1; member in struct:cvmx_lmcx_pll_ctl::cvmx_lmcx_pll_ctl_cn50xx 3122 uint64_t reset_n:1; member in struct:cvmx_lmcx_pll_ctl::cvmx_lmcx_pll_ctl_cn56xxp1 |
| /u-boot/drivers/ram/octeon/ | ||
| H A D | octeon_ddr.c | 580 ddr_pll_ctl.cn78xx.reset_n = 0; 851 ddr_pll_ctl.cn78xx.reset_n = 0; 889 ddr_pll_ctl.cn78xx.reset_n = 1; |
Completed in 102 milliseconds