Searched refs:edid (Results 1 - 25 of 31) sorted by relevance

12

/u-boot/drivers/video/sunxi/
H A Dsunxi_lcd.c14 #include <edid.h>
40 const struct display_timing *edid)
57 lcdc_pll_set(ccm, 0, edid->pixelclock.typ / 1000,
59 lcdc_tcon0_mode_set(lcdc, edid, clk_div, false,
91 u8 edid[EDID_SIZE]; local
99 ret = video_bridge_read_edid(cdev, edid, EDID_SIZE);
101 ret = edid_get_timing(edid, ret,
39 sunxi_lcd_enable(struct udevice *dev, int bpp, const struct display_timing *edid) argument
H A Dsunxi_dw_hdmi.c13 #include <edid.h>
239 static void sunxi_dw_hdmi_lcdc_init(int mux, const struct display_timing *edid, argument
244 int div = DIV_ROUND_UP(clock_get_pll3(), edid->pixelclock.typ);
270 lcdc_tcon1_mode_set(lcdc, edid, false, false);
298 const struct display_timing *edid)
306 ret = dw_hdmi_enable(&priv->hdmi, edid);
310 sunxi_dw_hdmi_lcdc_init(uc_plat->source_id, edid, panel_bpp);
312 if (edid->flags & DISPLAY_FLAGS_VSYNC_LOW)
315 if (edid->flags & DISPLAY_FLAGS_HSYNC_LOW)
297 sunxi_dw_hdmi_enable(struct udevice *dev, int panel_bpp, const struct display_timing *edid) argument
H A Dsunxi_display.c1094 int hpd, hpd_delay, edid; local
1107 edid = video_get_option_int(options, "edid", 1);
1130 if (hdmi_present && edid) {
1138 if (edid && !hdmi_present) {
1145 if ((hpd || edid) && !hdmi_present) {
/u-boot/common/
H A Dedid.c13 #include <edid.h>
45 int edid_get_ranges(struct edid1_info *edid, unsigned int *hmin, argument
53 if (edid_check_info(edid))
56 for (i = 0; i < ARRAY_SIZE(edid->monitor_details.descriptor); i++) {
57 monitor = &edid->monitor_details.descriptor[i];
202 struct edid1_info *edid = (struct edid1_info *)buf; local
205 if (buf_size < sizeof(*edid) || edid_check_info(edid)) {
210 if (!EDID1_INFO_VIDEO_INPUT_DIGITAL(*edid)) {
215 if (!EDID1_INFO_FEATURE_PREFERRED_TIMING_MODE(*edid)) {
358 edid_get_manufacturer_name(struct edid1_info *edid, char *name) argument
[all...]
H A DMakefile37 obj-$(CONFIG_I2C_EDID) += edid.o
/u-boot/drivers/video/rockchip/
H A Drk3399_hdmi.c11 #include <edid.h>
22 const struct display_timing *edid)
33 return dw_hdmi_enable(&priv->hdmi, edid);
21 rk3399_hdmi_enable(struct udevice *dev, int panel_bpp, const struct display_timing *edid) argument
H A Drk_vop.c12 #include <edid.h>
44 const struct display_timing *edid,
52 u32 hactive = edid->hactive.typ;
53 u32 vactive = edid->vactive.typ;
59 writel(V_DSP_XST(edid->hsync_len.typ + edid->hback_porch.typ) |
60 V_DSP_YST(edid->vsync_len.typ + edid->vback_porch.typ),
163 const struct display_timing *edid,
172 u32 hactive = edid
42 rkvop_enable(struct udevice *dev, ulong fbbase, int fb_bits_per_pixel, const struct display_timing *edid, struct reset_ctl *dclk_rst) argument
162 rkvop_mode_set(struct udevice *dev, const struct display_timing *edid, enum vop_modes mode) argument
[all...]
H A Drk3288_hdmi.c11 #include <edid.h>
24 const struct display_timing *edid)
37 return dw_hdmi_enable(&priv->hdmi, edid);
23 rk3288_hdmi_enable(struct udevice *dev, int panel_bpp, const struct display_timing *edid) argument
H A Drk3328_hdmi.c20 const struct display_timing *edid)
24 return dw_hdmi_enable(&priv->hdmi, edid);
19 rk3328_hdmi_enable(struct udevice *dev, int panel_bpp, const struct display_timing *edid) argument
H A Drk_hdmi.c13 #include <edid.h>
H A Drk_lvds.c9 #include <edid.h>
53 const struct display_timing *edid)
52 rk_lvds_enable(struct udevice *dev, int panel_bpp, const struct display_timing *edid) argument
H A Drk_edp.c12 #include <edid.h>
726 unsigned int val_addr, unsigned int count, u8 edid[])
785 edid[i + cur_data_idx] = (u8)val;
963 const struct display_timing *edid)
725 rk_edp_i2c_read(struct rk3288_edp *regs, unsigned int device_addr, unsigned int val_addr, unsigned int count, u8 edid[]) argument
962 rk_edp_enable(struct udevice *dev, int panel_bpp, const struct display_timing *edid) argument
/u-boot/drivers/video/
H A Ddw_hdmi.c458 const struct display_timing *edid)
465 hbl = edid->hback_porch.typ + edid->hfront_porch.typ +
466 edid->hsync_len.typ;
467 vbl = edid->vback_porch.typ + edid->vfront_porch.typ +
468 edid->vsync_len.typ;
473 inv_val |= (edid->flags & DISPLAY_FLAGS_VSYNC_HIGH ?
477 inv_val |= (edid->flags & DISPLAY_FLAGS_HSYNC_HIGH ?
485 inv_val |= (edid
457 hdmi_av_composer(struct dw_hdmi *hdmi, const struct display_timing *edid) argument
997 dw_hdmi_enable(struct dw_hdmi *hdmi, const struct display_timing *edid) argument
[all...]
H A Dvideomodes.h7 #include <edid.h>
H A Ddisplay-uclass.c11 #include <edid.h>
H A Dsimple_panel.c10 #include <edid.h>
/u-boot/drivers/video/bridge/
H A Danx6345.c10 #include <edid.h>
21 u8 edid[EDID_SIZE]; member in struct:anx6345_priv
259 memcpy(buf, priv->edid, size);
341 anx6345_read_aux_i2c(dev, 0x50, 0x0, EDID_SIZE, priv->edid);
342 if (edid_get_timing(priv->edid, EDID_SIZE, &timing, &bpp) != 0) {
H A Dvideo-bridge-uclass.c12 #include <edid.h>
/u-boot/drivers/video/exynos/
H A Dexynos_dp_lowlevel.h50 unsigned char edid[]);
H A Dexynos_dp.c72 unsigned char edid[EDID_BLOCK_LENGTH * 2]; local
96 &edid[EDID_HEADER_PATTERN]);
101 sum = exynos_dp_calc_edid_check_sum(edid);
112 &edid[EDID_BLOCK_LENGTH]);
117 sum = exynos_dp_calc_edid_check_sum(&edid[EDID_BLOCK_LENGTH]);
128 edid[EDID_BLOCK_LENGTH + EDID_CHECKSUM]);
141 &edid[EDID_HEADER_PATTERN]);
147 sum = exynos_dp_calc_edid_check_sum(edid);
157 DPCD_TEST_EDID_CHECKSUM, edid[EDID_CHECKSUM]);
/u-boot/cmd/
H A Di2c.c73 #include <edid.h>
1612 * i2c edid {i2c_chip}
1618 struct edid1_info edid; local
1633 ret = dm_i2c_read(dev, 0, (uchar *)&edid, sizeof(edid));
1635 ret = i2c_read(chip, 0, 1, (uchar *)&edid, sizeof(edid));
1640 if (edid_check_info(&edid)) {
1645 edid_print_info(&edid);
1921 U_BOOT_CMD_MKENT(edid,
[all...]
/u-boot/drivers/video/meson/
H A Dmeson_dw_hdmi.c10 #include <edid.h>
355 const struct display_timing *edid)
360 return dw_hdmi_enable(&priv->hdmi, edid);
354 meson_dw_hdmi_enable(struct udevice *dev, int panel_bpp, const struct display_timing *edid) argument
/u-boot/arch/x86/include/asm/
H A Dbootparam.h10 #include <asm/video/edid.h>
/u-boot/include/
H A Ddw_hdmi.h12 #include <edid.h>
564 int dw_hdmi_enable(struct dw_hdmi *hdmi, const struct display_timing *edid);
/u-boot/drivers/video/tegra124/
H A Ddisplay.c11 #include <edid.h>
14 #include <edid.h>

Completed in 381 milliseconds

12