Searched refs:dev_read_u32 (Results 1 - 25 of 95) sorted by relevance

1234

/u-boot/drivers/mtd/nvmxip/
H A Dnvmxip_qspi.c41 ret = dev_read_u32(dev, "lba_shift", &plat->lba_shift);
47 ret = dev_read_u32(dev, "lba", (u32 *)&plat->lba);
/u-boot/drivers/sysreset/
H A Dsysreset_syscon.c55 err = dev_read_u32(dev, "offset", &priv->offset);
61 mask_err = dev_read_u32(dev, "mask", &priv->mask);
62 value_err = dev_read_u32(dev, "value", &priv->value);
/u-boot/drivers/power/regulator/
H A Danatop_regulator.c190 ret = dev_read_u32(dev,
196 ret = dev_read_u32(dev,
202 ret = dev_read_u32(dev,
208 ret = dev_read_u32(dev,
214 ret = dev_read_u32(dev,
220 ret = dev_read_u32(dev,
227 dev_read_u32(dev, "anatop-delay-reg-offset",
229 dev_read_u32(dev, "anatop-delay-bit-width",
231 dev_read_u32(dev, "anatop-delay-bit-shift",
/u-boot/drivers/i2c/
H A Dacpi_i2c.c192 dev_read_u32(dev, "acpi,uid", &priv->uid);
194 dev_read_u32(dev, "acpi,wake", &priv->wake);
199 dev_read_u32(dev, "hid-descr-addr", &priv->hid_desc_reg_offset);
200 dev_read_u32(dev, "reset-delay-ms", &priv->reset_delay_ms);
201 dev_read_u32(dev, "reset-off-delay-ms", &priv->reset_off_delay_ms);
202 dev_read_u32(dev, "enable-delay-ms", &priv->enable_delay_ms);
203 dev_read_u32(dev, "enable-off-delay-ms", &priv->enable_off_delay_ms);
204 dev_read_u32(dev, "stop-delay-ms", &priv->stop_delay_ms);
205 dev_read_u32(dev, "stop-off-delay-ms", &priv->stop_off_delay_ms);
/u-boot/drivers/cpu/
H A Dcpu_sandbox.c70 ret = dev_read_u32(dev, "timebase-frequency", &plat->timebase_freq);
73 ret = dev_read_u32(dev->parent, "timebase-frequency",
H A Driscv_cpu.c52 dev_read_u32(dev, "clock-frequency", (u32 *)&info->cpu_freq);
59 ret = dev_read_u32(dev, "i-cache-size", &i_cache_size);
62 ret = dev_read_u32(dev, "d-cache-size", &d_cache_size);
117 ret = dev_read_u32(dev, "timebase-frequency", &plat->timebase_freq);
120 dev_read_u32(dev->parent, "timebase-frequency",
/u-boot/drivers/cache/
H A Dcache-l2x0.c22 if (!dev_read_u32(dev, "prefetch-data", &prefetch)) {
29 if (!dev_read_u32(dev, "prefetch-instr", &prefetch)) {
/u-boot/boot/
H A Dvbe_simple.c190 if (dev_read_u32(dev, "area-start", &priv->area_start) ||
191 dev_read_u32(dev, "area-size", &priv->area_size) ||
192 dev_read_u32(dev, "version-offset", &priv->version_offset) ||
193 dev_read_u32(dev, "version-size", &priv->version_size) ||
194 dev_read_u32(dev, "state-offset", &priv->state_offset) ||
195 dev_read_u32(dev, "state-size", &priv->state_size))
197 dev_read_u32(dev, "skip-offset", &priv->skip_offset);
/u-boot/drivers/misc/
H A Dmicrochip_flexcom.c33 ret = dev_read_u32(dev, "atmel,flexcom-mode", &plat->flexcom_mode);
H A Dusb251xb.c449 if (!dev_read_u32(dev, "oc-delay-us", &property_u32)) {
495 if (!dev_read_u32(dev, "sp-max-total-current-microamp", &property_u32))
499 if (!dev_read_u32(dev, "bp-max-total-current-microamp", &property_u32))
503 if (!dev_read_u32(dev, "sp-max-removable-current-microamp",
508 if (!dev_read_u32(dev, "bp-max-removable-current-microamp",
513 if (!dev_read_u32(dev, "power-on-time-ms", &property_u32))
/u-boot/drivers/pinctrl/tegra/
H A Dpinctrl-tegra20.c20 ret = dev_read_u32(config, "nvidia,pull", &pull);
24 ret = dev_read_u32(config, "nvidia,tristate", &tristate);
/u-boot/drivers/firmware/scmi/
H A Dsmccc_agent.c69 if (dev_read_u32(dev, "arm,smc-id", &func_id)) {
92 if (dev_read_u32(protocol, "arm,smc-id", &func_id)) {
/u-boot/drivers/power/acpi_pmc/
H A Dacpi-pmc-uclass.c214 ret = dev_read_u32(dev, "gpe0-dwx-mask", &upriv->gpe0_dwx_mask);
217 ret = dev_read_u32(dev, "gpe0-dwx-shift-base",
221 ret = dev_read_u32(dev, "gpe0-sts", &upriv->gpe0_sts_reg);
225 ret = dev_read_u32(dev, "gpe0-en", &upriv->gpe0_en_reg);
/u-boot/drivers/net/
H A Dsandbox-raw-bus.c28 dev_read_u32(dev, "skip-localhost", &skip_localhost);
/u-boot/drivers/ram/k3-ddrss/
H A Dk3-ddrss.c380 ret = dev_read_u32(dev, "instance", &ddrss->instance);
389 ret = dev_read_u32(dev, "ti,ddr-freq0", &ddrss->ddr_freq0);
396 ret = dev_read_u32(dev, "ti,ddr-freq1", &ddrss->ddr_freq1);
400 ret = dev_read_u32(dev, "ti,ddr-freq2", &ddrss->ddr_freq2);
404 ret = dev_read_u32(dev, "ti,ddr-fhs-cnt", &ddrss->ddr_fhs_cnt);
751 ret = dev_read_u32(dev, "intrlv-gran", &msmc->gran);
758 ret = dev_read_u32(dev, "intrlv-size", &msmc->size);
765 ret = dev_read_u32(dev, "ecc-enable", &msmc->enable);
772 ret = dev_read_u32(dev, "emif-config", &msmc->config);
779 ret = dev_read_u32(de
[all...]
/u-boot/drivers/mmc/
H A Dca_dw_mmc.c107 dev_read_u32(dev, "sd_dll_ctrl", &tmp);
112 dev_read_u32(dev, "io_drv_ctrl", &tmp);
H A Dsnps_dw_mmc.c88 ret = dev_read_u32(dev, "fifo-depth", &fifo_depth);
106 ret = dev_read_u32(dev, "max-frequency", &priv->f_max);
H A Dam654_sdhci.c600 ret = dev_read_u32(dev, "ti,otap-del-sel-legacy",
609 ret = dev_read_u32(dev, td[i].otap_binding,
621 ret = dev_read_u32(dev, td[i].itap_binding,
699 ret = dev_read_u32(dev, "ti,trm-icp", &plat->trm_icp);
703 ret = dev_read_u32(dev, "ti,driver-strength-ohm",
730 dev_read_u32(dev, "ti,strobe-sel", &plat->strb_sel);
731 dev_read_u32(dev, "ti,clkbuf-sel", &plat->clkbuf_sel);
/u-boot/drivers/bootcount/
H A Dbootcount_dm_i2c.c72 ret = dev_read_u32(dev, "offset", &priv->offset);
/u-boot/drivers/button/
H A Dbutton-gpio.c58 ret = dev_read_u32(dev, "linux,code", &priv->linux_code);
/u-boot/arch/x86/cpu/intel_common/
H A Dgeneric_wifi.c95 ret = dev_read_u32(dev, "acpi,wake", &config.wake);
/u-boot/test/dm/
H A Dmux-emul.c39 ret = dev_read_u32(dev, "idle-state", &idle_state);
/u-boot/drivers/pinctrl/nxp/
H A Dpinctrl-mxs.c32 ret = dev_read_u32(conf, "fsl,drive-strength", &val);
36 ret = dev_read_u32(conf, "fsl,voltage", &val);
40 ret = dev_read_u32(conf, "fsl,pull-up", &val);
/u-boot/drivers/usb/mtu3/
H A Dmtu3_host.c117 dev_read_u32(dev, "mediatek,u3p-dis-msk", &u3h->u3p_dis_msk);
/u-boot/drivers/gpio/
H A Dmt7620_gpio.c117 ret = dev_read_u32(dev, "mediatek,gpio-num", &priv->count);

Completed in 108 milliseconds

1234