Searched refs:command1 (Results 1 - 2 of 2) sorted by relevance

/u-boot/drivers/spi/
H A Dtegra210_qspi.c75 u32 command1; /* 000:QSPI_COMMAND1 register */ member in struct:qspi_regs
162 setbits_le32(&regs->command1, QSPI_CMD1_M_S | QSPI_CMD1_CS_SW_HW |
164 debug("%s: COMMAND1 = %08x\n", __func__, readl(&regs->command1));
190 clrbits_le32(&priv->regs->command1, QSPI_CMD1_CS_SW_VAL);
205 setbits_le32(&priv->regs->command1, QSPI_CMD1_CS_SW_VAL);
266 clrsetbits_le32(&regs->command1,
289 setbits_le32(&regs->command1, QSPI_CMD1_TX_EN);
293 setbits_le32(&regs->command1, QSPI_CMD1_RX_EN);
298 clrsetbits_le32(&regs->command1,
312 setbits_le32(&regs->command1, QSPI_CMD1_G
[all...]
H A Dtegra114_spi.c74 u32 command1; /* 000:SPI_COMMAND1 register */ member in struct:spi_regs
168 setbits_le32(&priv->regs->command1, SPI_CMD1_M_S | SPI_CMD1_CS_SW_HW |
170 debug("%s: COMMAND1 = %08x\n", __func__, readl(&regs->command1));
196 clrbits_le32(&priv->regs->command1, SPI_CMD1_CS_SW_VAL);
211 setbits_le32(&priv->regs->command1, SPI_CMD1_CS_SW_VAL);
248 clrsetbits_le32(&regs->command1, SPI_CMD1_CS_SW_VAL,
274 clrsetbits_le32(&regs->command1,
278 setbits_le32(&regs->command1, SPI_CMD1_GO);

Completed in 40 milliseconds