Searched refs:cfg4 (Results 1 - 7 of 7) sorted by relevance
/u-boot/arch/arm/include/asm/mach-imx/ |
H A D | boot_mode.h | 8 #define MAKE_CFGVAL(cfg1, cfg2, cfg3, cfg4) \ 9 ((cfg4) << 24) | ((cfg3) << 16) | ((cfg2) << 8) | (cfg1)
|
/u-boot/arch/mips/mach-mtmips/include/mach/ |
H A D | ddr.h | 30 u32 cfg4; member in struct:mc_ddr_cfg
|
/u-boot/arch/mips/mach-mtmips/ |
H A D | ddr_init.c | 81 writel(cfg->cfg4, memc + MEMCTL_DDR_CFG4_REG);
|
/u-boot/arch/mips/mach-octeon/ |
H A D | octeon_qlm.c | 4586 cvmx_gserx_lanex_rx_cfg_4_t cfg4; local 4589 cfg4.u64 = csr_rd_node(node, CVMX_GSERX_LANEX_RX_CFG_4(l, qlm)); 4590 cfg4.s.cfg_rx_errdet_ctrl = 0xcf6f; 4591 csr_wr_node(node, CVMX_GSERX_LANEX_RX_CFG_4(l, qlm), cfg4.u64); 5239 cvmx_gserx_lanex_rx_cfg_4_t cfg4; local 5244 cfg4.u64 = csr_rd(CVMX_GSERX_LANEX_RX_CFG_4(l, qlm)); 5245 cfg4.s.cfg_rx_errdet_ctrl = 0xcf6f; 5246 csr_wr(CVMX_GSERX_LANEX_RX_CFG_4(l, qlm), cfg4.u64);
|
/u-boot/arch/arm/include/asm/arch-mx7ulp/ |
H A D | imx-regs.h | 1024 u32 cfg4; member in struct:fuse_bank1_regs
|
/u-boot/arch/arm/include/asm/arch-mx6/ |
H A D | imx-regs.h | 733 u32 cfg4; member in struct:fuse_bank0_regs
|
/u-boot/arch/arm/include/asm/arch-mx7/ |
H A D | imx-regs.h | 928 u32 cfg4; member in struct:fuse_bank2_regs
|
Completed in 136 milliseconds