Searched refs:REG_SDRAM_OPERATION_CS_OFFS (Results 1 - 4 of 4) sorted by relevance

/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_dfs.c176 ~(0xF << REG_SDRAM_OPERATION_CS_OFFS));
414 ~(0xF << REG_SDRAM_OPERATION_CS_OFFS));
444 reg &= ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
687 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
700 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
1109 ~(0xF << REG_SDRAM_OPERATION_CS_OFFS));
1139 reg &= ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
1445 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
1462 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
1486 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS
[all...]
H A Dddr3_write_leveling.c691 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
732 (REG_SDRAM_OPERATION_CS_OFFS
758 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
811 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
849 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
926 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
966 (REG_SDRAM_OPERATION_CS_OFFS
999 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
1043 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + cs));
1081 ~(1 << (REG_SDRAM_OPERATION_CS_OFFS
[all...]
H A Dddr3_axp.h118 #define REG_SDRAM_OPERATION_CS_OFFS 8 macro
134 #define REG_SDRAM_OPERATION_CS_OFFS 8 macro
H A Dddr3_spd.c950 reg &= ~(1 << (cs + REG_SDRAM_OPERATION_CS_OFFS));
1226 ~(0xF << REG_SDRAM_OPERATION_CS_OFFS));

Completed in 43 milliseconds